Delay faults testing is more and more critical due to huge number of gates and signal lines integrated on a chip. Path delay faults are tested via selected critical paths in a tested digital circuit but some critical paths can be found as untestable based on structure of the circuit. The circuit structure can be modified to increase the number of testable critical paths. Such modification brings added inputs and circuit area overhead. A new technique was proposed for circuit structure modification with the goal to decrease area overhead and number of additional inputs. This technique is based on usability of basic gates instead of multiplexers published till now. This DFT technique reduces the number of added logic gates used as test points involved on disconnected critical paths as previously published works. Evaluation of the proposed technique has been done over some selected benchmark circuits and compared with published results.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.