AN EXPERIMENTAL I Rlb bipolar CMOS (Hi-BiCMOS) DRAMwith a typical access time of 35ns and typical power dissipation of 450mW at a 60ns cycle time, will be reported.The key to achieving high-speed DRAMs is to introduce high performance bipolar transistors, while maintaining high soft-error immunity, low-power dissipation and low-peak current, even at cycle times shorter than 100ns. Four developments are proposed to meet these requirements: a Hi-BiCMOS DRAM device structure', a high-speed bipolar circuitry combined with a highspeed memory array configuration, a BiCMOS clock driver suitable for an owchip voltage limiter and a current mirror circuit combined with a voltage limiter.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.