This paper proposes a methodology to design radiation-hardened ICs, suitable for space applications and highenergy physics experiments. The miniaturization of ICs has brought an increase of circuit logic errors due to radiation, also at ground level. The increased complexity of IC design due to technology scaling requires new tools to design rad-hard circuits.In this paper, we propose a design tool that employs a layoutoriented simulation approach to identify the sensitive IC area and provide data about the effects due to radiation.The simulation tool is implemented in Cadence LayoutGXL. The proposed approach will help to have a more efficient IC design reducing design time and costs related to the need of fabricating prototypes to be characterized under radiation to test their hardness.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.