This paper presents DG based droop controlled parallel inverter systems with virtual impedance considering the unequal resistive-inductive combined line impedance condition. This causes a reactive power sharing error and dynamic performance degradation. Each of these drawbacks can be solved by adding the feedforward term of each line impedance voltage drop or injecting the virtual inductor. However, if the line impedances are high enough because of the long distance between the DG and the PCC or if the capacity of the system is large so that the output current is very large, this leads to a high virtual inductor voltage drop which causes reductions of the output voltage and power. Therefore, the line impedance voltage drops and the virtual inductor and resistor voltage drop compensation methods have been considered to solve these problems. The proposed method has been verified in comparison with the conventional droop method through PSIM simulation and low-scale experimental results.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.