Wave pipelining is a technique for pipelining digital systems that can increase the clock frequency without increasing the number of storage elements. This is achieved by clocking the system faster than the propagation delay between storage elements. The design of such systems is more difficult because all paths in the combinational logic must have about equal delay. To implement wave pipelining, some technologies seem to be better than others depending on the delay properties. Static CMOS has the disadvantage of pattern-dependent delay variations. This papers discusses the issues concerning the implementation of wave pipelining using CMOS technology. The maximum pipeline rate for a wave-pipelined circuit is calculated under data-dependent delay constraints. Bounding parameters to the system performance are provided.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.