Abstract-A comparative study on the trade-off between the drive current and the total gate capacitance in double-gate (DG) and triple-gate (TG) FinFETs is performed by using 3-D device simulation. As the first result, we found that the optimum ratio of the hardmask oxide thickness (T mask ) to the sidewall oxide thickness (T ox ) is T mask /T ox =10/2 nm for the minimum logic delay (τ) while T mask /T ox =5/1~2 nm for the maximum intrinsic gate capacitance coupling ratio (ICR) with the fixed channel length (L G ) and the fin width (W fin ) under the short channel effect criterion. It means that the TG FinFET is not under the optimal condition in terms of the circuit performance. Second, under optimized T mask /T ox , the propagation delay (τ) decreases with the increasing fin height H fin . It means that the FinFET-based logic circuit operation goes into the drive current-dominant regime rather than the input gate load capacitance-dominant regime as H fin increases. In the end, the sensitivity of Δτ/ΔH fin or ΔI ON '/ΔH fin decreases as L G /W fin is scaled-down.However, W fin should be carefully designed especially in circuits that are strongly influenced by the selfcapacitance or a physical layout because the scaling of W fin is followed by the increase of the selfcapacitance portion in the total load capacitance.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.