ZnO nanoparticles (NPs) with monolayer structures were prepared by atomic layer deposition (ALD) to use for a charge-trap layer (CTL) for nonvolatile memory thin-film transistors (MTFTs). The optimum ALD temperature of the NP formation was demonstrated to be 160 °C. The size and areal density of the ZnO NPs was estimated to be approximately 33 nm and 4.8 × 10 cm, respectively, when the number of ALD cycles was controlled to be 20. The fabricated MTFTs using a ZnO-NP CTL exhibited typical memory window properties, which are generated by charge-trap/de-trap processes, in their transfer characteristics and the width of the memory window (MW) increased from 0.6 to 18.0 V when the number of ALD cycles increased from 5 to 30. The program characteristics of the MTFT were markedly enhanced by the post-annealing process performed at 180 °C in an oxygen ambient due to the improvements in the interface and bulk qualities of the ZnO NPs. The program/erase (P/E) speed was estimated to be 10 ms at P/E voltages of -14 and 17 V. The memory margin showed no degradation with the lapse in retention time for 2 × 10 s and after the repetitive P/E operations of 7 × 10 cycles.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.