This paper describes a manufacturable submicron CMOS polysilicon gate process. A new hydrogen bromide (HBr) plasma chemistry for etching, and contrast enhancement material (CEM) for optical lithography have been applied. The HBr chemistry has achieved a selectivity of better than 30: 1 to gate oxide with a vertical side wall profile and no measurable undercutting, even with POC13 doped poiy. Because of the low etch rate of photoresist and the CEM process, the size change during etch (pre vs. post ) is estimated to be less than O.05p. per side. In addition, the multilayer contrast enhanced photoresist process has been optimized using statistically designed experiments to achieve maximum critical dimension (CD) control, resolution, and depth of focus. Electrical line width studies show that the total proximity effect due to lithography and etch is about O.O4t. Statistical process control of O.8O.i. O.15p. (3) has been achieved and demonstrated on Honeywell's O.8p. Radiation Hardened CMOS technology 1
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
customersupport@researchsolutions.com
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.