No abstract

No abstract

| Over the past ten years, as integrated circuits became increasingly more complex and expensive, the industry began to embrace new design and reuse methodologies that are collectively referred to as system-on-chip (SoC) design.In this paper, we focus on the reuse and integration issues encountered in this paradigm shift. The reusable components, called intellectual property (IP) blocks or cores, are typically synthesizable register-transfer level (RTL) designs (often called soft cores) or layout level designs (often called hard cores). The concept of reuse can be carried out at the block, platform, or chip levels, and involves making the IP sufficiently general, configurable, or programmable, for use in a wide range of applications. The IP integration issues include connecting the computational units to the communication medium, which is moving from ad hoc bus-based approaches toward structured network-on-chip (NoC) architectures. Design-for-test methodologies are also described, along with verification issues that must be addressed when integrating reusable components.KEYWORDS | Analog intellectual property (IP); intellectual property (IP) cores; network-on-chip (NoC); platform-based design; programmable intellectual property (IP); system-onchip testing; system-on-chip verification; system-on-chip (SoC)

No abstract

Ecole Polytechnique Fédérale de Lausanne bility and guaranteed bandwidth and latency under the limitation of intrinsically unreliable signal transmission media. Such limitations are due to the increased likelihood of timing and data errors resulting from crosstalk, variability of process parameters, and environmental factors such as electromagnetic interference and soft errors.

No abstract

Hydrogen diffusion activation energy in amorphous silicon dioxide is reduced by straining the material, which can reduce aging of MOSFETs.

No abstract