A b s t r a c tAsaf u e lc e l lc o n v e r t st h ec h e mi c a le n e r g yo ft h ef u e lc e l li n t oe l e c t r i c a le n e r g yb ye l e c t r o c h e mi c a lr e a c t i o n , t h ef u e lc e l ls y s t e m i su n i q u e l yi n t e g r a t e dt e c h n i q u ei n c l u d i n gf u e lp r o c e s s o r ,f u e lc e l ls t a c k ,p o we rc o n d i t i o n i n g s y s t e m.Th er e s i d e n t i a lf u e lc e l l -P C S ( P o we rC o n d i t i o n i n g S y s t e m)n e e d st oc o n v e r te f f i c i e n t l y t h eDC c u r r e n t p r o d u c e db yt h ef u e lc e l li n t oAC c u r r e n tu s i n gs i n g l e -p h a s eDC -AC i n v e r t e r .A s i n g l e -p h a s eDC -AC i n v e r t e r h a sn a t u r a l l y l o w f r e q u e n c yr i p p l ewh i c hi st wi c ef r e q u e n c y o ft h eo u t p u tc u r r e n t .Th i sl o w f r e q u e n c y ( 1 2 0 Hz ) r i p p l er e d u c e st h ee f f i c i e n c yo ft h ef u e lc e l l .Th i sp a p e rp r e s e n t sn o t c hf i l t e rwi t hI Pv o l t a g ec o n t r o l l e rt or e j e c ts p e c i f i c1 2 0 Hzc u r r e n tr i p p l ei ns i n g l e -p h a s e i n v e r t e r .Th en o t c hf i l t e ri sd e s i g n e dt h a ts u p p r e s sj u s to n l ys p e c i f i cf r e q u e n c yc o mp o n e n ta n dn op h a s ed e l a y . F i n a l l y , t h ep r o p o s e dn o t c hf i l t e rd e s i g nme t h o dh a sb e e nv e r i f i e dwi t hc o mp u t e rs i mu l a t i o na n de x p e r i me n t a t i o n .Ke y wo r d s:연료전지용 P CS ( F u e lc e l lP o we rCo n d i t i o n i n g Sy s t e m) ,노치필터( No t c h Fi l t e r ) ,I P 전압 제어 ( I P v o l t a g ec o n t r o l l e r ) ,저주파 전류 리플( L o w f r e q u e n c y c u r r e n tr i p p l e )
In this paper, two methods of applying two-pattern tests for stuck-open faults in scan-testable CMOS sequential circuits are presented. These methods require shifting in only one pattern and require no special latches in the scan chain. Sufficient conditions for 110bust testability of all single FET stuck-open faults and design techniques for robustly scan-testable CMOS sequential circuits are presented. These techniques lead to realizations with a t most two additional inputs and some additional FETS in the first-level gates.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.