This study presents voltage‐dependent profile of interface traps in Au/n‐Si structure with 2% graphene–cobalt‐doped Ca3Co4Ga0.001Ox interfacial layer. Admittance measurements revealed capacitance‐voltage (C‐V) plots with typical regions of a metal–insulator–semiconductor structure through inversion, depletion, and accumulation regions. Frequency dispersion is observed in C‐V plots and such behavior was explained with excess capacitance, which is associated with the density of interface traps (Dit) in the structure because larger Dit is observed when the measurements are held at low frequencies due to the fact that traps can follow the signal depending on their lifetime. Dit was also obtained using conductance method, which also provided lifetime of the traps. The difference between the values of Dit was attributed to the difference in extraction methods. Obtained results showed that Au/2% graphene–cobalt‐doped Ca3Co4Ga0.001Ox/n‐Si structure yields promising electrical characteristics when the structure is operated at high frequencies. © 2019 Wiley Periodicals, Inc. J. Appl. Polym. Sci. 2020, 137, 48399.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.