In this paper the timing of an existing placement is improved by netlist modification. Placement timing is defined as the maximum delay along the most critical path plus the maximum clock skew. Post-Placement Buffer Reoptimization balances clock buffer trees to minimize clock skew and speeds up critical path delays to minimize chip timing. Initial results show upto a 55% reduction in critical path timing with only a 5% increase in area.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.