Analysis of nonlinearity in inductively source degenerated (ISD) CMOS LNA's Using Volterra series is presented. The effects of cascode transistor, parasitic capacitances in cascode node and output load are considered in this paper. In comparison to other works, this work completely follows the HSPICE simulation results. Second order nonlinearity analysis; which is more important in low IF and zero IF receivers, is done for the first time in ISD CMOS LNA in this paper. Simple relations are obtained for IIP 2 and IIP 3 of the circuit which can be helpful for the RF designers and have great agreement with HSPICE simulation results. For verifying the relations, a LNA is designed and simulated with HSPICE using a 0.35 µm CMOS technology for a prototype GSM receiver. The HSPICE simulation results show 19.7 dB voltage gain, 6.5 dBm IIP 3 and 23.8 dBm IIP 2 , while the analytical relations predict 19.4 dB voltage gain, 7.6 dBm IIP 3 and 25.3 dBm IIP 2 .
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.