2018 Fifth International Conference on Parallel, Distributed and Grid Computing (PDGC) 2018
DOI: 10.1109/pdgc.2018.8745914
|View full text |Cite
|
Sign up to set email alerts
|

Waveguide Diplexer: Design and Analysis for 5G Communication

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
5
3

Relationship

2
6

Authors

Journals

citations
Cited by 16 publications
(3 citation statements)
references
References 19 publications
0
3
0
Order By: Relevance
“…This design followed some effective approaches such as impedance matching optimization, multiple resonance and increasing the substrate thickness which results in the reduced substrate permittivity. The substrate of high dielectric constant is used which reduced the radiation losses [17]. A CPW fed design microstrip patch antenna is designed for 5G technology with operating frequency of 8.4 GHz WSN, WLAN, Hyper LAN and Wi-Fi technology.…”
Section: A 5g Related Millimeter Wave (Mmw) Microstrip Patch Antennamentioning
confidence: 99%
“…This design followed some effective approaches such as impedance matching optimization, multiple resonance and increasing the substrate thickness which results in the reduced substrate permittivity. The substrate of high dielectric constant is used which reduced the radiation losses [17]. A CPW fed design microstrip patch antenna is designed for 5G technology with operating frequency of 8.4 GHz WSN, WLAN, Hyper LAN and Wi-Fi technology.…”
Section: A 5g Related Millimeter Wave (Mmw) Microstrip Patch Antennamentioning
confidence: 99%
“…Due to tunneling current through gate oxide insulator, gate oxide leakage power is another contributor to leakage power. For nano scale gate oxide leakage is comparable to subthreshold leakage power [5][6]. For reducing this oxide leakage current high k dielctric materials can be used.…”
Section: Figure 1 Subthreshold Leakage Of Nmosmentioning
confidence: 99%
“…Many methodology, architecture and ideas has been proposed by researchers architecture level to device level but there is always a tradeoff between delay, area and power. So, according to the need of product or design the designer has to choose the appropriate technique [1][2][3][4]. Complementary metal oxide semiconductor (CMOS) has been used mostly for the VLSI designs.…”
Section: Introductionmentioning
confidence: 99%