VLSI placement and area optimization using a genetic algorithm to breed normalized postfix expressions

Valenzuela, Christine L.; Wang, P.Y.

doi:10.1109/tevc.2002.802872

Cited by 65 publications

(25 citation statements)

References 18 publications

(41 reference statements)

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Consequently, practically every known heuristic scheme, including cluster development (Areibi and Yang 2004;Hanan and Kurtzberg 1972a;Hanan et al 1976a;Magnuson 1977;Cox and Carroll 1980), knowledge based systems (Pannérec 2003), randomized local search algorithms such as simulated annealing (Sechen and Sangiovanni-Vincentelli 1986;Sechen 1988;Wong et al 1988;Wang et al 2000;Murata et al 1998), and genetic algorithms (Cohoon and Paris 1987;Shahookar and Mazumder 1990;Valenzuela and Wang 2002;Sait et al 2005;Areibi and Yang 2004), as well as combinations of these approaches (Zhang et al 2005) have been used to compute placements. Often, computed placements are improved by iterative heuristics based on component interchange (Magnuson 1977;Coté and Patel 1980).…”

Section: Placement Methodsmentioning

confidence: 99%

Mathematical methods for physical layout of printed circuit boards: an overview

Abboud¹,

Grötschel

Koch

2007

OR Spectrum

View full text Add to dashboard Cite

show abstract

Section: Placement Methodsmentioning

confidence: 99%

Mathematical methods for physical layout of printed circuit boards: an overview

Abboud¹,

Grötschel

Koch

2007

OR Spectrum

View full text Add to dashboard Cite

show abstract

“…We can obtain a polish expression of length 2n -1 with n modules in the slicing floorplan by traversing the slicing tree. The postfix expression is derived by carrying out a post order traversal [7,8] .…”

Section: Techniques Of Floor Planningmentioning

confidence: 99%

A enhanced algorithm for floorplan design using evolutionary technique

dhiraj¹,

Verma²,

Kumar³

et al. 2012

AIR

View full text Add to dashboard Cite

Floor planning is an important problem in very large scale integrated-circuit (VLSI) design automation domain as it evaluates the performance, size, yield and reliability of ICs. Due to rapid increase in number of components on a chip, floor planning has gained its importance further in determining the quality of the design achieved. In this paper we have devised an approach for placement of modules in a given area with bounding constraints in terms of minimum placement area imposed. We have used Modified Genetic Algorithm (MGA) technique for determining and obtaining an optimal placement using an iterative approach.

show abstract

“…Techniques based on evolutionary methods have been shown to be effective in searching large search spaces with complex objective functions in an efficient manner [130,131]. Furthermore, these techniques are inherently capable of performing multipoint searches.…”

Section: Motivationmentioning

confidence: 99%

“…EAs have been shown to be effective in efficiently exploring large search spaces [130,131]. In particular, we have employed SPEA2 [160], which is very effective in sampling from along an entire Pareto-optimal front and distributing the solutions generated relatively evenly over the optimal tradeoff surface.…”

Section: Search Algorithmsmentioning

confidence: 99%

High-Performance 3D Image Processing Architectures for Image-Guided Interventions

Dandekar¹

2008

View full text Add to dashboard Cite

Minimally invasive image-guided interventions (IGIs) are time and cost efficient, minimize unintended damage to healthy tissues, and lead to faster patient recovery. Advanced three-dimensional (3D) image processing is a critical need for navigation during IGIs. However, achieving on-demand performance, as required by IGIs, for these image processing operations using software-only implementations is challenging because of the sheer size of the 3D images, and memory and compute intensive nature of the operations. This dissertation, therefore, is geared toward developing high-performance 3D image processing architectures, which will enable improved intraprocedural visualization and navigation capabilities during IGIs.In this dissertation we present an architecture for real-time implementation of 3D filtering operations that are commonly employed for preprocessing of medical images. This architecture is approximately two orders of magnitude faster than corresponding software implementations and is capable of processing 3D medical images at their acquisition speeds. Report Documentation PageCombining complementary information through registration between pre-and intraprocedural images is a fundamental need in the IGI workflow. Intensity-based deformable registration, which is completely automatic and locally accurate, is a promising approach to achieve this alignment. These algorithms, however, are extremely compute intensive, which has prevented their clinical use. We present an FPGA-based architecture for accelerated implementation of intensity-based deformable image registration. This high-performance architecture achieves over an order of magnitude speedup when compared with a corresponding software implementation and reduces the execution time of deformable registration from hours to minutes while offering comparable image registration accuracy.Furthermore, we present a framework for multiobjective optimization of finite-precision implementations of signal processing algorithms that takes into account multiple conflicting objectives such as implementation accuracy and hardware resource consumption. The evaluation that we have performed in the context of FPGA-based image registration demonstrates that such an analysis can be used to enhance automated hardware design processes, and efficiently identify a system configuration that meets given design constraints. In addition, we also outline two novel clinical applications that can directly benefit from these developments and demonstrate the feasibility of our approach in the context of these applications. These advances will ultimately enable integration of 3D image processing into clinical workflow.

show abstract

VLSI placement and area optimization using a genetic algorithm to breed normalized postfix expressions

Cited by 65 publications

References 18 publications

Mathematical methods for physical layout of printed circuit boards: an overview

Mathematical methods for physical layout of printed circuit boards: an overview

A enhanced algorithm for floorplan design using evolutionary technique

High-Performance 3D Image Processing Architectures for Image-Guided Interventions

Contact Info

Product

Resources

About