Workshop on VLSI Signal Processing 1992
DOI: 10.1109/vlsisp.1992.639177
|View full text |Cite
|
Sign up to set email alerts
|

VLSI implementation of real-time parallel DCT/DST lattice structures for video communications

Abstract: .Abstract -The alternate use [l] of the discrete cosine transform (DCT) and the discrete sine transform (DST) can achieve higher data compression rates and less blocking effects in image processing. A parallel lattice structure that can dually generate the 1-D DCT and DST is proposed. This architecture is ideally suited for VLSI implementation because of its maldularity, regularity, and local interconnections. The VLSI implementation of the lattice module using the distributed arithmetic approach is described.… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

1993
1993
1995
1995

Publication Types

Select...
3

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(4 citation statements)
references
References 8 publications
0
4
0
Order By: Relevance
“…3. The overall architecture design is completed by a simple weighted-sum circuit that evaluates (7). We can observe that this architecture consists of M two-tap FIR filters and a M x M weighted interconnection network with M feedback loops.…”
Section: A Lattice Architecture Design For Mapping Operatorsmentioning
confidence: 99%
See 3 more Smart Citations
“…3. The overall architecture design is completed by a simple weighted-sum circuit that evaluates (7). We can observe that this architecture consists of M two-tap FIR filters and a M x M weighted interconnection network with M feedback loops.…”
Section: A Lattice Architecture Design For Mapping Operatorsmentioning
confidence: 99%
“…Finally, an important consequence of the periodical reseting we mentioned above is the elimination of the accumulated round-off error. In this way, limit cycles and other problems of numerical nature associated with the use of finite wordlength in the recursive structure are avoided [23], [7]. The algorithm design procedure suggested in Sections 111-C and 111-E, along with the cost figures in Table I, can be used as design guides.…”
Section: Implementing Sliding and Block Transformsmentioning
confidence: 99%
See 2 more Smart Citations