2018 International Symposium on Rapid System Prototyping (RSP) 2018
DOI: 10.1109/rsp.2018.8631990
|View full text |Cite
|
Sign up to set email alerts
|

Vicilogic 2.0: Online Learning and Prototyping of Digital Systems Using PYNQ-Z1/-Z2 SoC

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
3
2
2

Relationship

0
7

Authors

Journals

citations
Cited by 9 publications
(2 citation statements)
references
References 4 publications
0
2
0
Order By: Relevance
“…e ViciLogic has two versions. e most recent version (ViciLogic 2.0 prototype [62] is integrated in the Xilinx Vivado tool) automates online and local SoC digital logic hardware prototyping. It modifies the HDL model to provide signal observability and integrates SoC resources (ARM, AXI interconnect, peripherals, and viciLogic IP).…”
Section: Fpga Platforms As a Servicementioning
confidence: 99%
“…e ViciLogic has two versions. e most recent version (ViciLogic 2.0 prototype [62] is integrated in the Xilinx Vivado tool) automates online and local SoC digital logic hardware prototyping. It modifies the HDL model to provide signal observability and integrates SoC resources (ARM, AXI interconnect, peripherals, and viciLogic IP).…”
Section: Fpga Platforms As a Servicementioning
confidence: 99%
“…In this paper [26], a cloud-based remote virtual prototyping platform for embedded control applications was proposed, which allows one to prototype application code for a large number of users with the use of simulators. Similar solutions can be found in [27]. Both solutions are designed mainly for didactic purposes.…”
Section: Introductionmentioning
confidence: 99%