Via-Programmable Expanded Universal Logic Gate in MCML for Structured ASIC Applications: Circuit Design

Brauer, E.J.; Hatirnaz, I.; Badel, Stéphane; Leblebici, Yusuf

doi:10.1109/iscas.2006.1693229

Cited by 8 publications

(3 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However most of these realizations have been designed using full-custom design methodologies or have used small scale standard cell libraries [2]. In this paper, we present a methodology for generating a large number of standard cells for differential circuits from a limited set of physical designs that we will call footprints.…”

Section: Introductionmentioning

confidence: 99%

A generic standard cell design methodology for differential circuit styles

Badel

Guleyupoglu

Inac

et al. 2008

Proceedings of the Conference on Design, Automation and Test in Europe

View full text Add to dashboard Cite

In this paper we present a generic methodology for the rapid generation and implementation of standard cell libraries for differential circuit design styles. We demonstrate a systematic approach for the classification of circuit topologies (footprints) and for generating the templates that correspond to a large number of functions. The generation of an extensive cell library with more than 4500 standard cells based on 19 footprints is demonstrated using a 180 nm CMOS technology.

show abstract

Section: Introductionmentioning

confidence: 99%

A generic standard cell design methodology for differential circuit styles

Badel

Guleyupoglu

Inac

et al. 2008

Proceedings of the Conference on Design, Automation and Test in Europe

View full text Add to dashboard Cite

show abstract

“…BUILDING BLOCKS AND ARRAY ARCHITECTURE In this work we used the via-programmable MCML universal logic gate (designed with 0.18 µm digital CMOS technology) described in [4], as the fundamental building block (Fig. 1).…”

Section: Introductionmentioning

confidence: 99%

Via-Programmable Structured ASIC Fabric Based on MCML Cells: Design Flow and Implementation

Badel

Hatirnaz

Leblebici

et al. 2006

2006 49th IEEE International Midwest Symposium on Circuits and Systems

View full text Add to dashboard Cite

show abstract

“…BUILDING BLOCKS AND ARRAY ARCHITECTURE In this work we use the via-programmable MCML universal logic gate (designed with 0.18 µm digital CMOS technology) described in [4], as the fundamental building block. The transistor-level schematic and the corresponding layout of the via-programmable gate is shown in Figure 1.…”

mentioning

confidence: 99%

Implementation of Structured ASIC Fabric Using Via-Programmable Differential MCML Cells

Badel¹,

Hatirnaz²,

Leblebici³

et al. 2006

2006 IFIP International Conference on Very Large Scale Integration

View full text Add to dashboard Cite

Abstract-This paper presents a regular layout fabric made of via-programmable MCML universal logic cells for structured ASIC applications and the associated design flow. The proposed structured ASIC fabric offers very high noise immunity due to the differential operation, as well as low production cost due to the via-programmable properties of the universal logic cell. Implementations of a number of circuits are presented and the area/speed performances are compared with classical CMOS implementation using a commercial standard cell library in 0.18 µm CMOS technology.I. INTRODUCTION Structured ASICs are becoming an increasingly popular alternative for rapid, low cost realization of ICs, filling a gap between FPGAs and full-custom ASICs. They can provide a higher level of integration and increased performance compared to FPGAs, while reducing the non-recurring engineering (NRE) costs and turnaround time compared to custom ASICs [1]. Structured ASICs are composed of a prefabricated array of standard building blocks, and their functionality is programmed via a number of customized layers. In addition, the regularity of the prefabricated structures allows better control of the problems associated with manufacturing variations.In this paper, we propose an implementation of a cell fabric suitable for structured ASIC applications, where the basic building block is a via-programmable universal logic gate in MOS current-mode logic (MCML). The MCML design style has proven to offer good speed performance and addresses the noise immunity and crosstalk problems thanks to its differential operation [2]. Furthermore, the MCML logic style, in which logic functions are implemented with currentswitching trees, allows the implementation of a wide range of logic functions with a small number of configurations. In comparison to earlier implementations of universal logic gates using MCML [3], which have the functionality of a 2-input MUX, we present an expanded universal cell which has the capability of implementing all 3-input Boolean functions as well as a significant subset of 4-and 5-input functions. Also, the power dissipation is about one order of magnitude lower than earlier designs to allow high density integration. This paper is organized as follows: in Section II, we describe the cell that is used as a building block in our structured ASIC approach. In Section III, we describe the design-flow to implement an RTL code into a regular tile of via-programmable

show abstract

Via-Programmable Expanded Universal Logic Gate in MCML for Structured ASIC Applications: Circuit Design

Cited by 8 publications

References 2 publications

A generic standard cell design methodology for differential circuit styles

A generic standard cell design methodology for differential circuit styles

Via-Programmable Structured ASIC Fabric Based on MCML Cells: Design Flow and Implementation

Implementation of Structured ASIC Fabric Using Via-Programmable Differential MCML Cells

Contact Info

Product

Resources

About