2018 2nd Conference on PhD Research in Microelectronics and Electronics Latin America (PRIME-LA) 2018
DOI: 10.1109/prime-la.2018.8370387
|View full text |Cite
|
Sign up to set email alerts
|

VHDLASYN: A tool for synthesis of asynchronous systems from of VHDL behavioral specifications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 18 publications
0
1
0
Order By: Relevance
“…[17] generates locally-clocked asynchronous circuits by generating data-path resources and asynchronous controllers based on Extended Burst-Mode (XBM) [20]. A tool called VHDLASYN which automatically generates an asynchronous RTL model using [17] was developed in [18]. On the other hand, a synthesis system to synthesize an asynchronous circuit called MOODs was proposed in [19].…”
Section: Related Workmentioning
confidence: 99%
“…[17] generates locally-clocked asynchronous circuits by generating data-path resources and asynchronous controllers based on Extended Burst-Mode (XBM) [20]. A tool called VHDLASYN which automatically generates an asynchronous RTL model using [17] was developed in [18]. On the other hand, a synthesis system to synthesize an asynchronous circuit called MOODs was proposed in [19].…”
Section: Related Workmentioning
confidence: 99%