UVM-Based Verification IP of AMBA AXI Protocol Showing Multiple Transactions and Data Interconnect

Malhotra, Shivani; Prakash, Neelam Rup

doi:10.1007/978-981-13-3450-4_57

Search citation statements

Order By: Relevance

Paper Sections

Select...

Results1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2020

2024

Publication Types

Select...

Other2

Article1

Relationship

Self Cite0

Independent3

Authors

Journals

Cited by 3 publications

(1 citation statement)

References 3 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The V. CONCLUSION Therefore, the AMBA AXI protocol was checked using System Verilog and got simulation results has been seen in fig (9,10,11). This main idea is to see the read and write operation happening.…”

Section: Resultsmentioning

confidence: 99%

Testing of AMBA AXI Protocol

Tanupriya¹,

Kiran²

2022

Int J Res Rev

View full text Add to dashboard Cite

The rapidly expanding VLSI sector has a great need for a very robust verification mechanism that can be developed in a short amount of time in the constantly changing environment where new intellectual property and chips are being designed every day having reduced time-to-market. (SoC) System on Chip design emerged as a primary integrated technique for reducing the design time of the entire system with the introduction of a standardized signal bus architecture used for the connectivity of different modules of the system. One of the major difficulties at hand is how to check these on chip bus protocols, since traditional old methods are ineffective in certifying large SoCs. In this paper, we have verified AMBA AXI protocol which shows write as well as read operations using System Verilog. Keywords: AMBA AXI, APB, AHB.

show abstract

Section: Resultsmentioning

confidence: 99%