2004
DOI: 10.1109/ted.2004.825810
|View full text |Cite
|
Sign up to set email alerts
|

Using layout technique and direct-tunneling mechanism to promote DC performance of partially depleted SOI devices

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
4
0

Year Published

2007
2007
2023
2023

Publication Types

Select...
9

Relationship

0
9

Authors

Journals

citations
Cited by 14 publications
(4 citation statements)
references
References 11 publications
0
4
0
Order By: Relevance
“…The kink effect was recognized when the high drain bias was applied to cause impact ionization in the PD SOI device. But fortunately, the degree of the floating body effect looked alleviated in comparison to what was generally observed in Si SOI CMOS devices[15,16]. The suppression was considered to be related to the enhanced carrier transport of the reduced scattering in the SiGe channel.The I-V curves illustrate that the devices were fabricated on two different substrates with no critical changes in terms of dc properties.…”
mentioning
confidence: 93%
“…The kink effect was recognized when the high drain bias was applied to cause impact ionization in the PD SOI device. But fortunately, the degree of the floating body effect looked alleviated in comparison to what was generally observed in Si SOI CMOS devices[15,16]. The suppression was considered to be related to the enhanced carrier transport of the reduced scattering in the SiGe channel.The I-V curves illustrate that the devices were fabricated on two different substrates with no critical changes in terms of dc properties.…”
mentioning
confidence: 93%
“…The oxide-trap charges generated in and the interface-trap charges generated at the Si/ interface by total dose irradiation have impacts on the electrical parameters such as the electric field distribution in the body region of the SOI MOSFETs, resulting in the modification of FBE. To mitigate these FBE, the most common approach is to use a body contact via layout techniques with an H-Gate or T-Gate configuration [ 7 ]. Nevertheless, although body contact suppresses these effects effectively, the ideal body contact cannot be achieved to avoided FBE completely due to the presence of resistance in the body region itself.…”
Section: Introductionmentioning
confidence: 99%
“…[12] The detrimental FBEs can be suppressed enough but not eliminated via device modifications, such as H-gate or T-gate structures with body ties. [13] The single transistor latchup (STL) effect, as an extreme case of the FBEs, can finally lead to an abnormally abrupt decrease of the subthreshold slope and the sustainability of high drain current state even at typical operating voltage. [14][15][16][17] TID irradiation induced degradation of SOI devices has been reported by many previous published works.…”
Section: Introductionmentioning
confidence: 99%