2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits) 2016
DOI: 10.1109/vlsic.2016.7573515
|View full text |Cite
|
Sign up to set email alerts
|

Unified Technology Optimization Platform using Integrated Analysis (UTOPIA) for holistic technology, design and system co-optimization at <= 7nm nodes

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 0 publications
0
1
0
Order By: Relevance
“…Higher bulk resistivity of non-Cu solutions is already apparent in the power distribition and this would require selective high-aspect ratio metallization for those PDN networks [2]. In order to resolve the increasing resistance of signal routing, a hierarchical wiring approach such as scaling of line length can overcome the problem of increasing wire resistance per datapath [8]. Table 2 shows the evolution of number of interconnect levels and wirelength of each data path stage as projected by IRDS.…”
Section: Improving Interconnectmentioning
confidence: 99%
“…Higher bulk resistivity of non-Cu solutions is already apparent in the power distribition and this would require selective high-aspect ratio metallization for those PDN networks [2]. In order to resolve the increasing resistance of signal routing, a hierarchical wiring approach such as scaling of line length can overcome the problem of increasing wire resistance per datapath [8]. Table 2 shows the evolution of number of interconnect levels and wirelength of each data path stage as projected by IRDS.…”
Section: Improving Interconnectmentioning
confidence: 99%