2013
DOI: 10.1038/srep01619
|View full text |Cite
|
Sign up to set email alerts
|

Ultrafast Synaptic Events in a Chalcogenide Memristor

Abstract: Compact and power-efficient plastic electronic synapses are of fundamental importance to overcoming the bottlenecks of developing a neuromorphic chip. Memristor is a strong contender among the various electronic synapses in existence today. However, the speeds of synaptic events are relatively slow in most attempts at emulating synapses due to the material-related mechanism. Here we revealed the intrinsic memristance of stoichiometric crystalline Ge2Sb2Te5 that originates from the charge trapping and releasing… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

4
240
0
5

Year Published

2015
2015
2019
2019

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 356 publications
(251 citation statements)
references
References 52 publications
4
240
0
5
Order By: Relevance
“…Theoretical studies have suggested STDP can be used to train spiking neural networks (SNNs) in-situ without trading-off their parallelism [9]- [12]. Further, nano-scale memristive devices have demonstrated biologically plausible STDP behavior in several experiments [13]- [17], and therefore have emerged as an ideal candidate for electrical synapses. To this end, hybrid CMOS-memristor analog very-large-scale integrated (VLSI) circuits have been proposed [18]- [22] to achieve dense integration of CMOS neurons and memristors for brain-inspired computing chips by leveraging the contemporary nanometer silicon processing technology.…”
mentioning
confidence: 99%
“…Theoretical studies have suggested STDP can be used to train spiking neural networks (SNNs) in-situ without trading-off their parallelism [9]- [12]. Further, nano-scale memristive devices have demonstrated biologically plausible STDP behavior in several experiments [13]- [17], and therefore have emerged as an ideal candidate for electrical synapses. To this end, hybrid CMOS-memristor analog very-large-scale integrated (VLSI) circuits have been proposed [18]- [22] to achieve dense integration of CMOS neurons and memristors for brain-inspired computing chips by leveraging the contemporary nanometer silicon processing technology.…”
mentioning
confidence: 99%
“…It is observed from Figure 25 that fully floating memristor emulator consists of a few numbers of MOS transistors and capacitors without using analog multiplier. Furthermore, STDP is experimentally demonstrated in memristive devices [48][49][50].…”
Section: Transistorsmentioning
confidence: 99%
“…Similar pulses were used to emulate asymmetric Hebbian learning with other memristor realizations. 26,30 Different pulse shapes are applied to investigate the emulation of input-dependent learning. Note that the pulses to mimic symmetric learning rules are symmetric in time, thus charging and discharging the QDs should not depend on the temporal order of the pulses, but on the absolute value of the time difference.…”
Section: (A)mentioning
confidence: 99%
“…Hence, the symmetric and asymmetric learning rules are beneficial for pattern completion and the recalling and storing of temporal sequences of action potentials, respectively. 28,29 The four different learning rules were artificially emulated by varying electrical input signals in chalcogenide 23,30,31 and metal oxide memristors 32 , and by varying optical input signals of metal-sulphide microfibers. 33 We present the emulation of four learning rules with a quantum dot memristor where the conductance change corresponds to charge transfer between quantum dots (QDs) and a two-dimensional electron gas (2-DEG).…”
Section: Introductionmentioning
confidence: 99%