Ultra Fast Fixed-Frequency Hysteretic Buck Converter With Maximum Charging Current Control and Adaptive Delay Compensation for DVS Applications

Abstract

Abstract-An integrated DC-DC hysteretic buck converter with ultrafast adaptive output transient response for reference tracking is presented. To achieve the fastest up-tracking speed, the maximum charging current control is introduced to charge up the output voltage with the maximum designed current. For down-tracking, the output is discharged by the load only to save energy. Although the converter works with hysteretic voltage mode control, an adaptive delay compensation scheme is employed to keep the switching frequency constant at 850 kHz to within 2.5% across the whole operation range. The integrated buck converter was fabricated using a 0.35 m CMOS process. With an input voltage of 3 V, the output voltage can be regulated between 0.5 and 2.5 V. With a load resistor of 10 , the up-tracking speed of the maximum reference step (0.5 to 2.5 V) is 12.5 s V. All design features are verified by extensive measurements.

Improved transient response of controllers by synchronizing the modulator with the load step: application to v2ic

“…In [16]- [19], different architectures with pseudoconstant frequency modulation based on a hysteretic modulation with an outer frequency loop are proposed. These architectures, in general, do not exhibit this worst-case transient.…”

An Effect of Output Capacitor ESL on Hysteretic PLL Controlled Multiphase Buck Converter

“…Interleaving and phase-shedding techniques are pillars that help to improve efficiency and ripple cancellation effect. Several works have been recently focused on the hysteretic mode controlled SMPS (Switched-Mode Power Supply) converters [1][2][3][4][5][6]. This type of control grows in popularity for fast transient response.…”

“…There exist two possible ways: the first one is to feed-forward the switching frequency and do a suitable action, i.e., to compensate condition's changes without a closed loop system. This method has been published by Feng Su [1]. The second method, described by Chung-Hsien Tso [2], uses an adjusting loop which is controlled by PLL or FLL (Phase or Frequency Locked Loop) system.…”

A low-voltage high PSR LDO regulator with a simple ripple cancellation technique

“…A main switching regulator accounts for large voltage difference conversion (e.g. 3.6 V to 1.0 V) to keep high efficiency at the expense of significant voltage ripples in a frequency band of few tens of kilo-hertz to few mega-hertz [3,4]. Therefore, these linear regulators should have good power supply rejection (PSR) performance to generate ripple-less power sources for noise-sensitive load circuits.…”