Two software techniques for on-line error detection

Miremadi, G.; Harlsson, J.; Gunneflo, U.; Torin, J.

doi:10.1109/ftcs.1992.243568

Cited by 77 publications

(23 citation statements)

References 12 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…Several fault injection techniques have been proposed in the past decades; they can be categorized into simulationbased techniques [4] [5] [6] [7] [8], software-implemented techniques [9] [10] [11] [12], hardware-based techniques [13] [14] [15], and test port-based techniques [8] [12] [16] [17].…”

Section: Introductionmentioning

confidence: 99%

Light-Weight Techniques for Improving the Controllability and Efficiency of ISA-Level Fault Injection Tools

Sangchoolie

Johansson

Karlsson

2017

2017 IEEE 22nd Pacific Rim International Symposium on Dependable Computing (PRDC)

View full text Add to dashboard Cite

Abstract-ISA-level fault injection, i.e. the injection of bitflip faults in Instruction Set Architecture (ISA) registers and main memory words, is widely used for studying the impact of transient and intermittent hardware faults. ISA-level fault injection tools can be characterized by different properties such as repeatability, observability, reachability, intrusiveness, efficiency and controllability. This paper presents two preinjection analysis techniques that improve controllability and efficiency using object code analysis. To improve controllability, we propose a technique for identifying the type of data that is stored in a potential target location. This allows the user to selectively direct fault injections to addresses, data and/or control information. Experimental results show that the data type of 84-100% of the targets locations in 8 programs were successfully identified by this technique. The second technique improves efficiency by fault pruning, i.e., by avoiding injection of faults that is known a priori to be detected by the tested system. This technique leverage the fact that faults in certain bits in the program counter and the stack pointer are always detected by machine exceptions. We show that exclusion of these bits from the fault space could significantly prune the fault space and reduce the time it takes to conduct a fault injection campaign.

show abstract

Section: Introductionmentioning

confidence: 99%

Light-Weight Techniques for Improving the Controllability and Efficiency of ISA-Level Fault Injection Tools

Sangchoolie

Johansson

Karlsson

2017

2017 IEEE 22nd Pacific Rim International Symposium on Dependable Computing (PRDC)

View full text Add to dashboard Cite

show abstract

“…Also, simulation routines were developed [19] to accurately model single event upsets (SEUs) in CMOS SRAMS. Physical injection at the device level has included bombarding dynamic memories with alpha particles [24], a Zilog Z-80 with heavy ions and protons from a cyclotron [8], and a Motorola MC6809E with heavy ions from a ^^Californium source [16,25]. A useful summary of ion bombardment studies is found in [26].…”

Section: Recent Research In Fault Injectionmentioning

confidence: 99%

“…A useful summary of ion bombardment studies is found in [26]. Also, performance at the device level has been affected indirectly through power supply disturbances [25].…”

Section: Recent Research In Fault Injectionmentioning

confidence: 99%

Software-Implemented Fault Injection of Transient Hardware Errors

Yount

Siewiorek

The Springer International Series in Engineering and Computer Science

View full text Add to dashboard Cite

As computer applications extend to areas which require extreme dependability, their designs mai\date the ability to operate in the presence of faults. The problem of assuring that the design goals are achieved requires the observation and measurement of fault behavior parameters under various input conditions. One means to characterize systems is fault injection, but injection of internal faults is difficult due to the complexity and level of integration of contemporary VLSI implementations. This chapter explores the effects of gate-level faults on system operation as a basis for fault models at the program level.A new fault model for processors based on a register-transfer-level (RTL) description is presented. This model addresses time, cost, and accuracy limitations imposed by current fault-injection techniques. It is designed to be used with existing software-implemented fault-injection (SWIFT) tools, but the error patterns it generates are designed to be more representative of actual transient hardware faults than the ad-hoc patterns currently injected via most SWIFI experiments. INTRODUCTIONAs persons become more and more dependent on computers in everyday life, and, in many cases, for life itself, the understanding of how those computers react to faults becomes more important [13], Today's systems are much too complex to use purely formal techniques to prove their correctness, much less to prove that recovery from faults is performed correctly. Also, present technology produces parts with mean times to failure (MTTF) of several years, so designers cannot 'The research described in this chapter was funded in part by the Office of Naval Research under grant N00014-91-J-4139. ^Inter

show abstract

“…Otros investigadores, en lugar de alterar los niveles de uno o más pines realizan breves conmutaciones en la fuente de alimentación [Damm 1986, Gunneflo 1990, Miremadi et al 1992. Esta técnica consiste en provocar fluctuaciones de tensión en la entrada de alimentación.…”

Section: Inyección De Fallos Externaunclassified

“…Una ventaja de esta técnica es poder producir fallos transitorios en puntos aleatorios internos del circuito integrado, normalmente fallos de tipo bit-flip (inversión del bit) individuales o múltiples. Sin embargo, uno de sus inconvenientes es la baja reproducibilidad de los fallos [Miremadi et al 1992, Miremadi y Torin 1995, Karlsson et al 1995.…”

Section: Inyección De Iones Pesadosunclassified

Contribución a la validación de sistemas complejos tolerantes a fallos en la fase de diseño. Nuevos modelos de fallos y técnicas de inyección de fallos.

Calvo¹,

Carlos²

View full text Add to dashboard Cite

Two software techniques for on-line error detection

Cited by 77 publications

References 12 publications

Light-Weight Techniques for Improving the Controllability and Efficiency of ISA-Level Fault Injection Tools

Light-Weight Techniques for Improving the Controllability and Efficiency of ISA-Level Fault Injection Tools

Software-Implemented Fault Injection of Transient Hardware Errors

Contribución a la validación de sistemas complejos tolerantes a fallos en la fase de diseño. Nuevos modelos de fallos y técnicas de inyección de fallos.

Contact Info

Product

Resources

About