Tunable Low Voltage Low Power Operational Transconductance Amplifier For Biomedical Application

Shankar, G; Soni, Gaurav Kumar; Singh, Bijesh Kumar; Jain, Bharat Bhushan

doi:10.1109/icecct52121.2021.9616627

Cited by 4 publications

(1 citation statement)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Figure 1 illustrates The CMOS OTA (Operational Transconductance Amplifier) architecture employing a two-stage transconductance amplifier is a fundamental circuit configuration widely used in analog integrated circuits [10]. This architecture forms the basis of various analog signal processing applications due to its versatility, efficiency, and ability to provide high-performance amplification.…”

Section: Figure 1 Schematic Overview Of Low-power Two-stage Cmos Otamentioning

confidence: 99%

Resourceful Design Methodology of a Low Power Two-Stage Cmos-Based Operational Transconductance Amplifier

Arshad

2021

EIJBMS

View full text Add to dashboard Cite

This paper presents a comprehensive methodology for the resourceful design of a low-power two-stage CMOS operational transconductance amplifier (OTA). Operational transconductance amplifiers form the backbone of numerous analog and mixed-signal systems, hence optimizing their performance metrics, especially power consumption, remains a critical area of research. The proposed methodology focuses on achieving a balance between performance parameters such as gain, bandwidth, and power efficiency. By leveraging advanced CMOS fabrication technologies and innovative circuit design techniques, this study aims to substantially reduce power consumption without compromising the amplifier's key performance indicators. The performance metrics, including gain, bandwidth, input/output resistance, and power dissipation, are thoroughly analyzed across process corners and temperature variations to ensure the robustness and reliability of the designed OTA. The results demonstrate that the proposed low-power two-stage CMOS OTA design methodology achieves significant power savings while meeting the specified performance requirements. The methodology presented in this paper offers valuable insights and guidelines for designing low-power analog circuits in modern CMOS technologies, contributing to the development of energy-efficient and high-performance integrated circuits for various applications.

show abstract

Section: Figure 1 Schematic Overview Of Low-power Two-stage Cmos Otamentioning

confidence: 99%