2008 International Conference on Field Programmable Logic and Applications 2008
DOI: 10.1109/fpl.2008.4629930
|View full text |Cite
|
Sign up to set email alerts
|

Towards an “early neural circuit simulator”: A FPGA implementation of processing in the rat whisker system

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2014
2014
2017
2017

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 15 publications
0
1
0
Order By: Relevance
“…Hardware systems, which accelerate these spiking networks, including FPGA-based designs, are reviewed in [12] and [13]. These FPGA systems are predominantly time-stepped hardware accelerators as in [14]- [16], achieving high speeds but with performance proportional to the size of the network. Event-driven, sparser-computation hardware implementations, such as in [17]- [19] are rare, typically focusing on using biologically descriptive neuron models, such as the Izhikevich model [20] and biological network topologies.…”
Section: Introductionmentioning
confidence: 99%
“…Hardware systems, which accelerate these spiking networks, including FPGA-based designs, are reviewed in [12] and [13]. These FPGA systems are predominantly time-stepped hardware accelerators as in [14]- [16], achieving high speeds but with performance proportional to the size of the network. Event-driven, sparser-computation hardware implementations, such as in [17]- [19] are rare, typically focusing on using biologically descriptive neuron models, such as the Izhikevich model [20] and biological network topologies.…”
Section: Introductionmentioning
confidence: 99%