Towards a sub-2.5V, 100-Gb/s Serial Transceiver

Aroca, Ricardo; Dickson, T.O.; Nicolson, S.T.; Chalvatzis, T.; Chevalier, P.; Garcia, P.; Gamier, C.; Sautreuil, B.

doi:10.1109/cicc.2007.4405776

Cited by 17 publications

(2 citation statements)

References 23 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Whilst speculative, the 2020 figures are not unrealistic given the performance of laboratory devices today. For example, recent demonstrations of an 8:1 MUX using 130-nm SiGe bipolar-CMOS (BiCMOS) technology showed an energy consumption of 10 pJ/b at a bit rate of 87 Gb/s [29], and an integrated 100-Gb/s transmitter module using InP double-HBT (DHBT) consumed 15 pJ/b [30]. In contrast, a commercial 4:1 MUX [31] consumes 60 pJ/b at an aggregate bit rate of 60 Gb/s.…”

Section: ) Electronicsmentioning

confidence: 99%

Green Optical Communications—Part I: Energy Limitations in Transport

Tucker

2011

IEEE J. Select. Topics Quantum Electron.

188

View full text Add to dashboard Cite

The capacity and geographical coverage of the global communications network continue to expand. One consequence of this expansion is a steady growth in the overall energy consumption of the network. This is the first of two papers that explore the fundamental limits on energy consumption in optical communication systems and networks. The objective of these papers is to provide a framework for understanding how this growth in energy consumption can be managed. This paper (Part I) focuses on the energy consumption in optically amplified transport systems. The accompanying paper (Part II) focuses on energy consumption in networks.A key focus of both papers is an analysis of the lower bound on energy consumption. This lower bound gives an indication of the best possible energy efficiency that could ever be achieved. The lower bound on energy in transport systems is limited by the energy consumption in optical amplifiers, and in optical transmitters and receivers. The performance of an optical transport system is ultimately set by the Shannon bound on receiver sensitivity, and depends on factors such as the modulation format, fiber losses, system length, and the spontaneous noise in optical amplifiers. Collectively, these set a lower bound on the number of amplifiers required, and hence, the amplifier energy consumption. It is possible to minimize the total energy consumption of an optically amplified system by locating repeaters strategically. The lower bound on energy consumption in optical transmitters and receivers is limited by device and circuit factors. In commercial optical transport systems, the energy consumption is at least two orders of magnitude larger than the ideal lower bounds described here. The difference between the ideal lower bounds and the actual energy consumption in commercial systems is due to inefficiencies and energy overheads. A key strategy in reducing the energy consumption of optical transport systems will be to reduce these inefficiencies and overheads.

show abstract

Section: ) Electronicsmentioning

confidence: 99%

Green Optical Communications—Part I: Energy Limitations in Transport

Tucker

2011

IEEE J. Select. Topics Quantum Electron.

188

View full text Add to dashboard Cite

show abstract

“…The LO signal is fed to the mixer using short transmission lines and transformer T2. A staticfrequency divider [7] is connected to the VCO to demonstrate the feasibility of a robust integrated 90GHz PLL. Due to space limitations, only one of the two divider outputs is made available for testing, and the other is terminated on-chip.…”

mentioning

confidence: 99%

A 95GHz Receiver with Fundamental-Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

Laskin

Khanpour

Aroca

et al. 2008

2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers

View full text Add to dashboard Cite

Recently, several integrated radio receivers and transmitters operating at 60GHz have been developed in SiGe BiCMOS [1] and CMOS [2][3][4] technologies, by both industry and academia. As CMOS transistor gate lengths continue to scale downward, integration becomes possible at even higher frequencies. This paper presents a fully integrated receiver, with LNA, mixer, IF amplifier, fundamental-frequency quadrature VCO, and static frequency divider, operating at 95GHz in a 65nm general-purpose (GP) CMOS technology. The receiver consumes 206mW from a 1.2V/1.5V supply. With large RF and IF bandwidths of over 19GHz and 16GHz, respectively, it is suitable for passive-imaging applications, and for wireless chip-to-chip communication at data-rates exceeding 20Gb/s. Together with the recently reported 60GHz receiver in 90nm CMOS [4], this 95GHz receiver in 65nm CMOS demonstrates that scaling of entire mm-wave receivers is possible in both frequency coverage and across technology nodes, as predicted by Gordon Moore in the last paragraph of [5]. Furthermore, with the reduction of the die area occupied by lumped passives at higher frequencies, and with the intrinsic speed improvement anticipated in future CMOS technology nodes, one can expect that entire CMOS transceivers can be scaled to 120GHz in 45nm, and to 160GHz in 32nm technologies, and can be integrated with antennas and other systems as wireless I/Os for chip-to-chip communication at 40Gb/s. The architecture of the fabricated receiver is illustrated in Fig. 9.1.1. It uses an improved version of a shunt-series transformerfeedback 3-stage cascode LNA with a measured peak gain of 13dB and noise figure of 6 to 7dB [6]. The LNA is coupled to a doublebalanced Gilbert-cell mixer through transformer T1 which performs single-ended to differential conversion. The insertion loss of the transformer, measured on a separate test structure, is 1.7dB in the 57-to-94GHz range. A differential CML pair with 50Ω loads is used as the broadband IF amplifier. The LO signal is fed to the mixer using short transmission lines and transformer T2. A staticfrequency divider [7] is connected to the VCO to demonstrate the feasibility of a robust integrated 90GHz PLL. Due to space limitations, only one of the two divider outputs is made available for testing, and the other is terminated on-chip. A fundamental-frequency quadrature VCO, whose schematic is shown in Fig. 9.1.2, is used to generate the LO signals on-chip. The differentially tuned VCO is composed of 4 symmetrically coupled Colpitts oscillators. An RC filter is used in the VCO bias network to minimize the injection of supply noise, and thus prevent the degradation of the VCO phase noise. Four buffers, also shown in Fig. 9.1.2, are used to increase the output power of the VCO, and to differentially drive the mixer on one side, and the divider on the opposite side. Each of the VCO buffers is implemented as a single-stage common-source amplifier, which is matched to 50Ω at the output. A differential buffer topology with common-mode current so...

show abstract

Energy-Efficient Telecommunications

Kilper¹,

Tucker

2013

Optical Fiber Telecommunications

View full text Add to dashboard Cite

Towards a sub-2.5V, 100-Gb/s Serial Transceiver

Cited by 17 publications

References 23 publications

Green Optical Communications—Part I: Energy Limitations in Transport

Green Optical Communications—Part I: Energy Limitations in Transport

A 95GHz Receiver with Fundamental-Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

Energy-Efficient Telecommunications

Contact Info

Product

Resources

About