2021
DOI: 10.1016/j.mejo.2021.105182
|View full text |Cite
|
Sign up to set email alerts
|

Total ionizing dose hardness analysis of transistors in commercial 180 nm CMOS technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 12 publications
(1 citation statement)
references
References 15 publications
0
1
0
Order By: Relevance
“…When constructing CMOS logic circuits in sub-micron processes, p-MOSFETs are unaffected by TID effects. However, n-MOSFETs experience TID effects and generate trapped charges in the shallow trench isolation (STI) oxide, leading to leakage currents [7]. Recently, significant research has been conducted on layout modification techniques targeting n-MOSFETs, which are particularly susceptible to TID effects.…”
Section: Introductionmentioning
confidence: 99%
“…When constructing CMOS logic circuits in sub-micron processes, p-MOSFETs are unaffected by TID effects. However, n-MOSFETs experience TID effects and generate trapped charges in the shallow trench isolation (STI) oxide, leading to leakage currents [7]. Recently, significant research has been conducted on layout modification techniques targeting n-MOSFETs, which are particularly susceptible to TID effects.…”
Section: Introductionmentioning
confidence: 99%