2022 International Electron Devices Meeting (IEDM) 2022
DOI: 10.1109/iedm45625.2022.10019476
|View full text |Cite
|
Sign up to set email alerts
|

Top-Gate CVD WSe2 pFETs with Record-High Id~594 μA/μm, Gm~244 μS/μm and WSe2/MoS2 CFET based Half-adder Circuit Using Monolithic 3D Integration

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(4 citation statements)
references
References 12 publications
0
4
0
Order By: Relevance
“…227 In 2022, TSMC proposed a practical integration flow for stacked 2D nanosheets and demonstrated a nanosheet GAA monolayer-MoS 2 FET with an on-state current of 410 μA μm −1 at V DS = 1 V. 228 Wu's group showed that monolithic 3D stacking comple-mentary FETs (CFETs) based on CVD-grown 2D material channels can be used for 4T SRAM and 16T half-adder. 229 Large-Scale Demonstrations. For large-scale integration circuits, the uniformity of the device performance is a concern for achieving circuit functionality efficiently.…”
Section: Performace Optimization and Integration Of 2d Transistorsmentioning
confidence: 99%
See 1 more Smart Citation
“…227 In 2022, TSMC proposed a practical integration flow for stacked 2D nanosheets and demonstrated a nanosheet GAA monolayer-MoS 2 FET with an on-state current of 410 μA μm −1 at V DS = 1 V. 228 Wu's group showed that monolithic 3D stacking comple-mentary FETs (CFETs) based on CVD-grown 2D material channels can be used for 4T SRAM and 16T half-adder. 229 Large-Scale Demonstrations. For large-scale integration circuits, the uniformity of the device performance is a concern for achieving circuit functionality efficiently.…”
Section: Performace Optimization and Integration Of 2d Transistorsmentioning
confidence: 99%
“…In 2022, TSMC proposed a practical integration flow for stacked 2D nanosheets and demonstrated a nanosheet GAA monolayer-MoS 2 FET with an on-state current of 410 μA μm –1 at V DS = 1 V . Wu’s group showed that monolithic 3D stacking complementary FETs (CFETs) based on CVD-grown 2D material channels can be used for 4T SRAM and 16T half-adder …”
Section: Performace Optimization and Integration Of 2d Transistorsmentioning
confidence: 99%
“…This is the most complex IC so far made from 2D materials. In [660], the top gate p-channel bilayer WSe2 transistor was optimized by low-temperature post-metal annealing, achieving a record-high Ion of −594 µA • µm −1 and gm of −244 µS/µm at V ds = −2 V with L ch = 135 nm (Figure 55(h)). Owing to symmetrical V th for p-type WSe2 and n-type MoS2 transistors, a half-adder CFET circuit was experimentally demonstrated.…”
Section: State-of-the-art Icmentioning
confidence: 99%
“…[19][20][21][22][23] In the TMDC family, MoS 2 and WSe 2 have been considered as n-channel FET and p-channel FET, respectively, which attracted much attention from academia and industry. [24][25][26][27] However, MoTe 2 is also a potential 2D channel material because the polarity can be tunable due to the smaller band gap of 0.9 eV in multilayer and 1.1 eV in monolayer compared with other TMDC materials. 28) Furthermore, MoTe 2 readily undergoes n-or p-type doping through a range of physical and chemical approaches, including annealing, O 2 plasma treatment, and immersion in benzyl viologen solution.…”
Section: Introductionmentioning
confidence: 99%