2011
DOI: 10.2528/pierb11071205
|View full text |Cite
|
Sign up to set email alerts
|

Time-Interleaved Delta-Sigma Modulator for Wideband Digital GHZ Transmitters Design and SDR Applications

Abstract: Abstract-This paper presents a development of a wideband deltasigma modulator for fully digital GHz transmitters. The fully digital RF transmitter is developed as a promising solution for software defined radio (SDR) terminals and applications. The fully digital transmitter consists of a delta-sigma modulator, a highspeed multiplexer and a switching-mode power amplifier. The speed limitation of delta-sigma modulator is the main limitation to increase the signal bandwidth in fully digital transmitters. In this … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
18
0

Year Published

2012
2012
2020
2020

Publication Types

Select...
3
3
2

Relationship

0
8

Authors

Journals

citations
Cited by 34 publications
(18 citation statements)
references
References 25 publications
(29 reference statements)
0
18
0
Order By: Relevance
“…The baseband signal is processed using a pulse modulator, with delta-sigma modulation (DSM) or pulse width modulation (PWM) , and a digital up-conversion conversion stage that modulates the binary signal with a square wave at RF. More recent advances to these architectures were made to improve the DSM noise shaping characteristics using parallel architectures in [7] and [8], and to allow multimode and multichannel transmission in [9] improving ADT's flexibility.…”
Section: All -Digital Transmitte Rs State Of the Artmentioning
confidence: 99%
See 1 more Smart Citation
“…The baseband signal is processed using a pulse modulator, with delta-sigma modulation (DSM) or pulse width modulation (PWM) , and a digital up-conversion conversion stage that modulates the binary signal with a square wave at RF. More recent advances to these architectures were made to improve the DSM noise shaping characteristics using parallel architectures in [7] and [8], and to allow multimode and multichannel transmission in [9] improving ADT's flexibility.…”
Section: All -Digital Transmitte Rs State Of the Artmentioning
confidence: 99%
“…The transmitter architecture (Fig. 1) uses a Time-Interleaved Delta Sigma approach that achieves higher equivalent frequency for the delta-sigma modulator by paraUelizing its outputs [7].…”
Section: A Adt Central Stationmentioning
confidence: 99%
“…Next, the node equations method has been applied for different number of channels to known architectures of errorfeedback DSMs, such as Cascade-of-integrators feedback form (CIFB) [3], Cascade-of-integrators feedforward form (CIFF) [9], Cascade-of-resonators feedback form (CRFB) [10], Cascade-of-resonators feedforward form (CRFF) [11].…”
Section: Critical Path Analysismentioning
confidence: 99%
“…The critical path of the 4 architectures for 2 nd order with 2 channels is analyzed and estimated in Table II. It can be seen that the critical path of the CIFB architecture is almost half of the next best one, CIFF and almost a third of the poly-phase CRFB implementation in [10]. Hence, the study has been extended in Table III to a 3 rd order CIFB architecture with up to 8 channels time-interleaving.…”
Section: Critical Path Analysismentioning
confidence: 99%
“…Both transmitter [30]- [52] and receiver [53]- [59] designs have been reported, and various delta-sigma modulators, including lowpass [30], [32]- [34], [36]- [39], [41]- [45], [47], [48], bandpass [31], [35], and multiband [40], [49]- [52] have been demonstrated. To relax the FPGA speed requirement, several time-interleaving or parallel processing techniques are also presented [38], [39], [43]- [45], [47], [48]. Table I and Fig.…”
mentioning
confidence: 99%