Through wafer interconnection technologies for advanced electronic devices

Abstract

There is a need for miniaturizing electronic components such as ICs and modules that are used in pottable devices like cellular phones and PDAs. Miniaturization not only results in a reduced foot print of the components on the printed board but it can also have a positive effect on the device performance. The ultimate miniaturization is reached when packaging the component into a Chip Size Package (CSP). To enable this the bonding pads of ICs can be rerouted into, e.g., a Ball Grid Array (BGA) configuration.For devices such as vertical discrete components and stacked dies planar rerouting is not sufficient. Introducing so-called through wafer interconnect enables addressing the back side and so these devices can be converted into CSPs. Although through wafer interconnect requires rather complicated technologies, wafer level processing (resulting in simultaneous fabrication of large number of packages) limits the additional packaging cost.