The rapid prototyping experience of an H.263 video coder onto FPGA

Garrido, M.J.; Sanz, C.; Jimenez, M.; Meneses, Juan

doi:10.1016/j.micpro.2004.10.005

Cited by 1 publication

(1 citation statement)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…[5][6][7] These user-programmable solutions are capable of performing the hardware part of a design for a significantly lower price, and they maintain many of the advantages of the ASIC ͑application-specific integrated circuit͒ solutions. FPGA foundries offer many built-in circuit features, such as memory, multipliers, and high-speed communication links.…”

Section: Introductionmentioning

confidence: 99%

Multiple modular very long instruction word processors based on field programmable gate arrays

Brost

Yang

Paindavoine

et al. 2007

J. Electron. Imaging

View full text Add to dashboard Cite

Modern field programmable gate array (FPGA) chips, with their large memory capacity and reconfigurability potential, are opening new frontiers in rapid prototyping of embedded systems. With the advent of high-density FPGAs, it is now possible to implement a high-performance very long instruction word (VLIW) processor core in an FPGA. This paper describes research results about enabling the DSP TMS320 C6201 model for real-time image processing applications by exploiting FPGA technology. We present a modular DSP C6201 VHDL model with a variable instruction set. We call this new development a minimum mandatory modules ͑M 3 ͒ approach. Our goals are to keep the flexibility of DSP in order to shorten the development cycle and to use the totality of the powerful FPGA resources in order to increase real-time performance. Some common algorithms of image processing and a face tracking in video sequences application were created and validated on an FPGA VirtexII-2000 multimedia board using the development cycle proposed. Our results demonstrate that an algorithm can easily be, in an optimal manner, specified and then automatically converted to VHDL language and implemented on an FPGA device with systemlevel software. This makes our approach suitable for developing codesign environments. Our approach applies some criteria for codesign tools: flexibility, modularity, performance, and reusability. In this paper, the target VLIW processor is the DSP TMS320C6x. Nonetheless, our design cycle can be generalized to other DSP processors. © 2007 SPIE and IS&T.

show abstract

Section: Introductionmentioning

confidence: 99%