The Fast Response Double Buck DC–DC Converter (FRDB): Operation and Output Filter Influence

Barrado, A.; Lázaro, A.; Vázquez, R.; Salas, V.; Olías, E.

doi:10.1109/tpel.2005.854017

Cited by 74 publications

(44 citation statements)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Many techniques have been proposed to improve the transient behaviors. In [13], a fast transient double Buck converter is proposed. Two control mode are used to achieve linear and nonlinear control strategies during the steady and transient period, respectively.…”

Section: Design Of the Transient Enhancement Circuitmentioning

confidence: 99%

See 1 more Smart Citation

A transient enhanced DVS DC–DC converter based on state trajectory analysis

Liu

Chen

Fan

et al. 2014

Analog Integr Circ Sig Process

View full text Add to dashboard Cite

To further expand the output voltage range of the converter, a current-starved voltage controlled delay line is proposed in the controller of DC-DC converter to obtain an ultra low voltage of 0.5 V. When the input voltage is 3.3 V, the output voltage of the converter can be dynamically regulated from 0.5 to 2.0 V. The output voltage tracking speed is less than 7.5 ls/V and the recovery speed is 33 ls/A for a load current step from 0.6 to 0.2 A at output voltage of 0.5 V. The chip area is 1.75 mm 9 1.33 mm in a 0.18 lm standard CMOS process.

show abstract

Section: Design Of the Transient Enhancement Circuitmentioning

confidence: 99%

“…In this paper, we give the state trajectory analysis of the double Buck converter and then proposed a novel transient enhanced double Buck converter. Figure 5 shows a voltage-mode double Buck converter architecture [13]. A main converter and an auxiliary converter are connected in parallel.…”

Section: Design Of the Transient Enhancement Circuitmentioning

confidence: 99%

A transient enhanced DVS DC–DC converter based on state trajectory analysis

Liu

Chen

Fan

et al. 2014

Analog Integr Circ Sig Process

View full text Add to dashboard Cite

show abstract

“…High frequency low voltage buck DC-DC converters have been paid more attention in modern portable electronic system in order to satisfy the performances of fast transient response, high density, and robust reliability required by high speed microprocessors and digital signal processing (DSP) chips [1][2][3]. High switching frequency not only is usually required to achieve high control bandwidth and to reduce switching action delay for fast transient response, but also allows tiny low-cost capacitors and low-profile inductor for high density.…”

Section: Introductionmentioning

confidence: 99%

Robust feedforward compensation scheme with AC booster for high frequency low voltage buck DC–DC converters

Zhang

Shao

2011

Analog Integr Circ Sig Process

View full text Add to dashboard Cite

Today and in the future, high frequency low voltage DC-DC converters are an effective power-management solution for fast transient response and small profile in portable electronic systems. This paper presents a robust feedforward compensation scheme with AC booster. An ac amplifier is added in parallel with the main path to compensate the high-frequency gain reduction, which improves gain-bandwidth (GBW) product and slew rate significantly. This approach takes the multistage error amplifier (EA) as an element in the compensation circuit instead of using passive elements used in traditional proportional-plus-integral-andderivative (PID) compensation circuits. The positive phase shift of left-half-phase (LHP) zeros caused by the feedforward path and ac boosting path in the multistage EA is used to cancel the negative phase shift by the resonant poles of the power stage of buck DC-DC converter in order to compensate the DC-DC converters. A graphical loop-gain method is used to design the feedback compensation and analyze the closed-loop performances of the converter for the complexion arising from the presence of multiple poles of EA before crossover frequency in high frequency converters. The high gain, wide bandwidth, and high slew rate are achieved by the absence of traditional pole-splitting effect and the added ac booster. In addition, the design guidelines for this feedback compensation network realized by robust feedforward with AC booster compensation (RFACBC) scheme and multistage EA are established. When the proposed compensation networks were employed in 100 MHz buck DC-DC converter implemented in SMIC 0.18 lm CMOS process, the simulation results validate the feasibility and functionality of the RFACBC scheme and design guidelines. The closed-loop dc gain achieves over 60 dB with over 20 MHz GBW and 61°phase margin under wide range loads. Furthermore, the settling time is improved due to the advanced frequency compensation.Keywords Error amplifiers (EA) Á Graphical loop-gain method Á High frequency DC-DC converters Á Low voltage Á Multistage amplifier Á Robust feedforward with AC booster compensation (RFACBC)

show abstract

“…Several strategies have been proposed to improve transient response [1]. In [1] and [2], an additional power stage has been added to the main converter to reduce the overshoot.…”

Section: Introductionmentioning

confidence: 99%

“…In [1] and [2], an additional power stage has been added to the main converter to reduce the overshoot. However, the control method requires a series of switching actions before the output voltage returns to steady state.…”

Section: Introductionmentioning

confidence: 99%

A digitally controlled transient suppression method for integrated DC-DC converters

Wang

2008

2008 IEEE International Conference on Electron Devices and Solid-State Circuits

View full text Add to dashboard Cite

-In this paper a transient suppression method applicable to integrated DC-DC converter is introduced. This method is designed for point-ofload applications where load current frequently varies. An auxiliary buck stage is added to a traditional buck stage that turns on only during transient to assist sinking or injecting load current. This helps swiftly to restore the output voltage to steady state and reduce transient variation. Simulation shows that for a 3W, 12V to 1V buck converter, this method effectively suppress the overshoot to be less than 3% when subjected to a 3A to 0A transient. This represents a 30% reduction in output voltage variations during transient comparing to control methods that only focus on fast recovery.

show abstract

The Fast Response Double Buck DC–DC Converter (FRDB): Operation and Output Filter Influence

Cited by 74 publications

References 8 publications

A transient enhanced DVS DC–DC converter based on state trajectory analysis

A transient enhanced DVS DC–DC converter based on state trajectory analysis

Robust feedforward compensation scheme with AC booster for high frequency low voltage buck DC–DC converters

A digitally controlled transient suppression method for integrated DC-DC converters

Contact Info

Product

Resources

About