International Electron Devices Meeting 1991 [Technical Digest]
DOI: 10.1109/iedm.1991.235421
|View full text |Cite
|
Sign up to set email alerts
|

The effect of metallic impurities on the dielectric breakdown of oxides and some new ways of avoiding them

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

1
17
0

Publication Types

Select...
6
2
1

Relationship

0
9

Authors

Journals

citations
Cited by 24 publications
(21 citation statements)
references
References 0 publications
1
17
0
Order By: Relevance
“…SC-15 is used as an alternative to RCA clean. It is well documented in the literature [5]' [6] that SC-l step (5 :1 :1 ratio of H20, H202, NH40H at 80°C) in RCA cleans causes micro-roughening and even pitting of silicon substrates, thereby introducing trap states (Dit) at the heterointerface [7]. We ensure extremely low anisotropic silicon etch rate to reduce roughening the surface by using high dilution (l :40) of SC-15 formulation.…”
Section: Experimental and F Abrica Tion Processmentioning
confidence: 97%
“…SC-15 is used as an alternative to RCA clean. It is well documented in the literature [5]' [6] that SC-l step (5 :1 :1 ratio of H20, H202, NH40H at 80°C) in RCA cleans causes micro-roughening and even pitting of silicon substrates, thereby introducing trap states (Dit) at the heterointerface [7]. We ensure extremely low anisotropic silicon etch rate to reduce roughening the surface by using high dilution (l :40) of SC-15 formulation.…”
Section: Experimental and F Abrica Tion Processmentioning
confidence: 97%
“…The metal contamination is also a decisive factor on influencing the device yield. Verhaverbeke et al [15] have reported that metal contamination can degrade the oxide breakdown properties by generating silicon surface roughness or by the formation of defect spots during oxidation. As if the concentration of residual metallic contamination on the silicon surface becomes higher, the oxide reliability (charge-to-breakdown) gradually decreases.…”
Section: B the Physical And Chemical Properties Of Poly-si Surface Amentioning
confidence: 99%
“…In addition, the interactions between cleaning and subsequent wafer processing steps should be comprehended. Numerous studies have been conducted to understand and quantify the transfer of contamination characteristics on the wafer surface [2]- [5]. However, no reports were found in the literature based on actual product risk caused by the effects of trace metal contamination in the pre-gate oxide cleans for the sub-100-nm process in high-volume manufacturing fab operations.…”
Section: Introductionmentioning
confidence: 99%