Test Scheduling for SOC under Power Constraints

Škarvada, Jaroslav

doi:10.1109/ddecs.2006.1649583

Cited by 6 publications

(1 citation statement)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The goals of these approaches can be summarized in the following way: a) effective utilization of all sources (connections, buses, scan chains), b) reduction of test application time, c) keeping power consumption under the highest permitted value. Because the problem of test scheduling was found to be an NP hard problem [5], various simplifying or heuristic approaches are used, e.g., [6] [11] [13] typically operating over a graph representation of a problem, e.g., by means of a TCG (Test Compatibility Graph) or a TACG (Test Application Conflict Graph) [4] [27].…”

Section: Amentioning

confidence: 99%

The Use of Genetic Algorithm to Derive Correlation Between Test Vector and Scan Register Sequences and Reduce Power Consumption

Kotásek

karvada

Strnadel

2010

2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools

View full text Add to dashboard Cite

In most of existing approaches, the reorganization of test vector sequence and reordering scan chains registers to reduce power consumption are solved separately, they are seen as independent procedures. In the paper it is shown that a correlation between these two processes and strong reasons to combine them into one procedure run concurrently exist. Based on this idea, it is demonstrated that search spaces of both procedures can be combined together into a single search space in order to achieve better results during the optimization process. The optimization over the united search space was tested on ISCAS85, ISCAS89 and ITC99 benchmark circuits implemented by means of CMOS primitives from AMI technological libraries. Results presented in the paper show that lower power consumption can be achieved if the correlation is reflected, i.e., if the search space is united rather than divided into separate spaces. At the end of the paper, results achieved by genetic algorithm based optimization are presented, discussed and compared with results of existing methods. (Abstract)

show abstract

Section: Amentioning

confidence: 99%

The Use of Genetic Algorithm to Derive Correlation Between Test Vector and Scan Register Sequences and Reduce Power Consumption

Kotásek

karvada

Strnadel

2010

2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools

View full text Add to dashboard Cite

show abstract

Test Time Reduction Using Power-Aware Dynamic Clock Allocation to Scan Vectors

Parmar

Mehta

2020

Lecture Notes in Electrical Engineering

View full text Add to dashboard Cite

As circuit size increases with scale down in technology, the time required to test the circuits also increases. Scheduling of the cores is a very effective technique to reduce the test time of a system-on-chip (SoC) in the given power budget. As the frequency is relative to the power and the test time, by controlling the test clock frequency, the power consumption and the test time per core can be adjusted to yield an optimal solution to the test scheduling problem. In traditional methods, the fixed test clock frequency is applied to all the test vectors of a given core in case of power-aware test scheduling. Whereas in the proposed plan, a power-aware dynamic frequency allocation is done to individual scan vector of the core. Session-based test scheduling scheme is implemented to reduce test time. Results show the improvement up to 58% with session-based test scheduling is achieved over the existing solution for the benchmark SoCs with minor bit and area overhead.

show abstract

An Improved Routing Protocol Based on Cluster Tag in ZigBee Network

Chen

Zhang

2010

2010 International Conference on Electrical and Control Engineering

View full text Add to dashboard Cite

Zigbee is based on IEEE802.15.4 standard for Wireless Personal Area Networks.As traditional ZigBee is based on AODV ,whose data delivering manner is similar to ad hoc network. Routing overhead for route discovery may interfere with network performance.In the paper,we proposed an improved routing protocol based on Cluster Tag.As ZCT divides the ZigBee network into one or more logical clusters and makes nodes to share routing information,it reduces route discoveries.Simulation results show that ZCT makes network performances such end-to-end delay and packet delivery ratio are significantly improved, especially in dense network. Keywords：ZigBee，ZigBee Clusster Tag (ZCT), Ad hoc On-demand Distance Vector (AODV) I. 引言 ZigBee/ IEEE 802. 15. 4 标准把低功耗、低成本作为主要目标,为无线个域网提供了互联互通的平台,基于该技术的无线个域网的研究目前已得到越来越多的关注[1,8]。 ZigBee [2,3,4]的网状路由协议以 IEEE802.15.4-2003[5] 标准为基础，用一种与 Ad Hoc 网络相似的方式来进行数据分发并构建网状网。在 ZIGBEE 网状网中，所有具备路由性能的节点都能在多跳移动环境中进行点对点 (peer-to-peer)通信。为支持这种拓扑结构，ZigBee 路由协议运用了 AODV[2]用到的方法。由于 ZigBee 主要应用于低速率环境，运用 AODV 的方法在路由发现中产生的路由开销可能影响端到端时延、网络中的包转发率等网络性能 [10]，特别是在大密度网络环境中。因此有必要对路由协议进行改进。本文中，针对上述情况提出了一种网状网路由协议-ZCT。在 ZCT 中 ZigBee 网络被分成一个或多个逻辑簇，每个簇被分配了具有唯一性标识的簇标，这些簇标代表每个簇中所有节点的地址。由于 ZCT 让有同样簇标的节点共享路由信息，很明显就减少了路由发现的次数，特别是在大密度网络环境中，这种效果更明显。换言之，对于路由表中有目的地簇标的源节点，能够不用进行路由发现，就可立即根据路由表中信息发送数据。 II. ZIGBEE 簇标设计本文中提出的改进协议重点在 ZigBee 网络层，思路来源于移动 Ad Hoc 网络中的簇标算法研究[3,6,7]。我们将其称为 ZCT(ZigBee Cluster Tag)。为使工作简化，ZCT 基于以下一些假定条件。首先，路由器和协调器节点要保证长效电源供应，以使其不致进入休眠状态。第二，端设备节点没有数据转发和保存路由信息进行路由的能力。 1． ZCT 协议概要 ZCT 将 ZigBee 网络分成一个或多个逻辑簇。每个簇包含具有不同功能的几种节点。为标识簇，每簇的簇标具有唯一性。簇标被分配给簇头。ZCT 使簇头能分派其簇标作为其自身的网络地址[4]。 ZCT 为减少簇的开销构建了层次化的簇集。对于逻辑上的簇，ZCT 遵循以下一些规则：首先，协调器和路由器都可生成逻辑簇；二是协调器必须作为簇头；三是有偶数深度的路由器作为簇头；四是正加入 ZigBee 网络的路由器优先选择偶数深度值的节点作为其父节点；五是有奇数深度值的路由器成为簇中成员；六是端设备作为簇中成员。基于上述这些规则，每个节点都和一个簇标相关联，簇头也通过连接相邻簇的网关节点彼此连起来。在每个簇中，节点在最多四跳的范围内进行彼此通信。 ZCT 中的路由包含内部和外部路由。对于前者，节点 2010 International Conference on Electrical and Control Engineering 978-0-7695-4031-3/10 $26.00

show abstract

Test Scheduling for SOC under Power Constraints

Cited by 6 publications

References 5 publications

The Use of Genetic Algorithm to Derive Correlation Between Test Vector and Scan Register Sequences and Reduce Power Consumption

The Use of Genetic Algorithm to Derive Correlation Between Test Vector and Scan Register Sequences and Reduce Power Consumption

Test Time Reduction Using Power-Aware Dynamic Clock Allocation to Scan Vectors

An Improved Routing Protocol Based on Cluster Tag in ZigBee Network

Contact Info

Product

Resources

About