2012 IEEE 30th VLSI Test Symposium (VTS) 2012
DOI: 10.1109/vts.2012.6231063
|View full text |Cite
|
Sign up to set email alerts
|

Test generation for subtractive specification errors

Abstract: Abstract-Scenario-Based Modeling (SBM) exposes Specification Translation Errors (STE), which are not captured using traditional coverage-based test generation techniques that look at the code, not the specification. We improve test generation by specifically exposing subtractive STE.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 27 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?