Temperature-aware dynamic voltage and frequency scaling enabled MPSoC modeling using Stochastic Activity Networks

Taheri, Golnaz; Khonsari, Ahmak; Entezari‐Maleki, Reza; Baharloo, Mohammad; Sousa, Leonel

doi:10.1016/j.micpro.2018.03.011

Cited by 7 publications

(5 citation statements)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This off‐line DVFS‐based technique postpones the processor aging while minimising the energy consumed by a task. Stochastic activity networks (SANs) have been used in [4] to model and evaluate the power consumption of a multi‐core system with respect to thermal constraints. This model shows >90% accuracy in evaluating power consumption of compute‐intensive applications.…”

Section: Related Workmentioning

confidence: 99%

“…This model shows >90% accuracy in evaluating power consumption of compute‐intensive applications. The model proposed in [4] investigates a DVFS approach to be used for dynamically controlling the temperature of cores. In [32], the stochastic thermal management framework has been proposed to improve the decision making in DTM techniques with special attention to the uncertainty in temperature consideration.…”

Section: Related Workmentioning

confidence: 99%

“…As it can be seen in these figures, the function fitted to the experimental data follows an exponential distribution. The exponential distribution has been adopted in previous research work for estimating the inter‐arrival time of tasks and service time of cores [4, 43, 44].…”

Section: Proposed Mrmmentioning

confidence: 99%

“…However, as processing technology advances, new challenges on power consumption and temperature management arise for MPSoCs. Some of the new challenges in MPSoCs come from power density, high temperature, and temperature variation on the chip [3, 4]. The scaling in high‐performance microprocessor systems, which integrate more transistors into a single chip, leads to higher power density and temperature and may cause a localised high‐temperature region usually known as thermal hotspot .…”

Section: Introductionmentioning

confidence: 99%

See 3 more Smart Citations

Temperature‐aware core management in MPSoCs: modelling and evaluation using MRMs

Taheri¹,

Khonsari²,

Entezari‐Maleki³

et al. 2019

IET Computers & Digital Techniques

Self Cite

View full text Add to dashboard Cite

With successive scaling of CMOS technology, power density and cooling costs significantly increase. Consequently, the cooling system of processors can no longer be designed for the worst-case situation in each generation of CMOS technology and there is an essential need for run-time techniques to control the operating temperature. Task scheduling and resource management with respect to thermal constraints are run-time methods used to control the thermal profile of a system. In this study, the authors use Markov Reward Models (MRMs) to model and evaluate a new core thermal management method, which can reduce hotspots and balance the thermal profile of a multi-core system. Although the proposed management method degrades the performance of the system, such as other previously presented methods, it controls the temperature of a die to decrease the temperature variation and hotspots. The proposed approach is assessed on a quad-core system and the experimental results are compared to the results obtained from the proposed MRM to demonstrate the accuracy of the proposed analytical model.

show abstract

Section: Related Workmentioning

confidence: 99%

Section: Related Workmentioning

confidence: 99%

Section: Proposed Mrmmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

Temperature‐aware core management in MPSoCs: modelling and evaluation using MRMs

Taheri¹,

Khonsari²,

Entezari‐Maleki³

et al. 2019

IET Computers & Digital Techniques

Self Cite

View full text Add to dashboard Cite

show abstract

“…The application resides at the reconfigurable application device area that was reconfigured over the network. Eventually, the ring oscillator is included in the thermal management system that acts as the temperature measurement mechanism to accomplish a specific task [10][11][12].…”

Section: Introductionmentioning

confidence: 99%

Delay performance due to thermal variation on field‐programmable gate array via the adoption of a stable ring oscillator

Jaafar

Soin²,

Hatta³

et al. 2019

IET Computers & Digital Techniques

View full text Add to dashboard Cite

Thermal issues are rapidly evolving in the field-programmable gate arrays (FPGAs) and are being intensely studied as these issues appear to significantly affect the delay performance of FGPAs. A ring oscillator has been widely used as a digital temperature sensor to sense this thermal effect on FPGAs. The delay generated by the ring oscillator will vary depending on the temperature environment due to negative bias temperature instability, hot carrier injection and electromigration. It is therefore critical to adopt an accurate ring oscillator design to effectively measure the delay in FGPAs. In this study, a digital temperature sensor with a stable ring oscillator is proposed. Measurement periods of 512 and 4096 clock cycles have been implemented and the relationship between temperature, delay and total count has been established. The results show that as the temperature increases to 100°C, the delay decreases by 3.99 and 33.98% for 512 and 4096 clock cycles, respectively. It has been found that in order to reduce the degradation effect on the Virtex-6 FPGA, adopting a measurement period of 512 clock cycles is the best method. The measured data is successfully validated through a set of simulations. Thus, it may benefit a system designer and industrial player, especially in designing temperature-based FPGAs.

show abstract

Energy-aware QoS-based dynamic virtual machine consolidation approach based on RL and ANN

et al. 2023

View full text Add to dashboard Cite

Temperature-aware dynamic voltage and frequency scaling enabled MPSoC modeling using Stochastic Activity Networks

Cited by 7 publications

References 13 publications

Temperature‐aware core management in MPSoCs: modelling and evaluation using MRMs

Temperature‐aware core management in MPSoCs: modelling and evaluation using MRMs

Delay performance due to thermal variation on field‐programmable gate array via the adoption of a stable ring oscillator

Energy-aware QoS-based dynamic virtual machine consolidation approach based on RL and ANN

Contact Info

Product

Resources

About