Our system is currently under heavy load due to increased usage. We're actively working on upgrades to improve performance. Thank you for your patience.
Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710)
DOI: 10.1109/essderc.2003.1256837
|View full text |Cite
|
Sign up to set email alerts
|

Technology aspects of a CMOS neuro-sensor: back end process and packaging

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
6
0

Publication Types

Select...
5
3

Relationship

1
7

Authors

Journals

citations
Cited by 12 publications
(8 citation statements)
references
References 5 publications
0
6
0
Order By: Relevance
“…In terms of biocompatibility, graphene exhibit a similar performance than diamond [22] and AlGaN/GaN, [23] whereas silicon devices require additional encapsulation layers to improve their stability. [25] Some materials, such as carbon nanotubes, also allow the fabrication of sensitive solution-gated transistors, [26] but their biocompatibility is still controversial. [27] Manufacturing flexible devices is not possible with singlecrystalline diamond or AlGaN/GaN heterostructures and strongly deteriorates the electronic properties for silicon.…”
Section: Introductionmentioning
confidence: 99%
“…In terms of biocompatibility, graphene exhibit a similar performance than diamond [22] and AlGaN/GaN, [23] whereas silicon devices require additional encapsulation layers to improve their stability. [25] Some materials, such as carbon nanotubes, also allow the fabrication of sensitive solution-gated transistors, [26] but their biocompatibility is still controversial. [27] Manufacturing flexible devices is not possible with singlecrystalline diamond or AlGaN/GaN heterostructures and strongly deteriorates the electronic properties for silicon.…”
Section: Introductionmentioning
confidence: 99%
“…The process flow of the extended CMOS process is schematically sketched in Fig. 4 [15], [16]. We start with a two-metallayer n-well epi CMOS process optimized for analog applications with minimum gate length m, gate oxide thickness nm, supply voltage V, LATID-n-MOS and LDD-pMOS devices, poly-poly capacitors, and different types of polysilicon resistors.…”
Section: Extended Cmos Processmentioning
confidence: 99%
“…This can become relevant for certain spectroscopic experiments, where exposing the Ge-based SLSPP waveguides to the analyte might specifically benefit from using TiO 2 as a coating [63]. Its additional properties as a robust and bio-compatible coating material [64] and seed for activated surfaces [65], can in such a case counter-balance the expected higher overall losses from a thicker coating.…”
Section: Submersion Experiments In H 2 Omentioning
confidence: 99%