TDDB in the presence of interface states: Implications for the PMOS reliability margin

Abstract

The reduced voltage scaling parameter for PMOS TDDB at low voltages is a concern for ultra-thin gate oxides. We show that it is caused by a change in breakdown statistics due to additional interface defects generated by cold holes. This has important implications for product lifetime at low failure fractions and large areas.