2019 International Conference on Communication and Signal Processing (ICCSP) 2019
DOI: 10.1109/iccsp.2019.8697927
|View full text |Cite
|
Sign up to set email alerts
|

Systolic Array Implementation of Mix Column and Inverse Mix Column of AES

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 4 publications
0
1
0
Order By: Relevance
“…In hardware encryption, a customized processor handles the entire process of encryption, decryption and access to protect data [32]- [34]. Additional components are not required for encryption process as the device comprises of the required utilities.…”
Section: Hardware Encryptionmentioning
confidence: 99%
“…In hardware encryption, a customized processor handles the entire process of encryption, decryption and access to protect data [32]- [34]. Additional components are not required for encryption process as the device comprises of the required utilities.…”
Section: Hardware Encryptionmentioning
confidence: 99%