1999
DOI: 10.1109/40.748797
|View full text |Cite
|
Sign up to set email alerts
|

System verification using multilevel concurrent simulation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2018
2018
2018
2018

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 19 publications
0
1
0
Order By: Relevance
“…The test bench (TB) works by contrasting the outcomes from the two FPGA models which both get a similar input i/p stimulus and after that errors any disparities that are found. The genuine power in this strategy is that when a mistake is discovered you can test into the two models and follow signs to perceive what is causing the issue [17] 2) Generate a downstream traceability to ensure that each FPGA requirement is fully implemented by an HDL function. FPGA designers must create additional functions as needed to fully implement each FPGA requirement.…”
Section: B Developing Acceptance Coverage By Testmentioning
confidence: 99%
“…The test bench (TB) works by contrasting the outcomes from the two FPGA models which both get a similar input i/p stimulus and after that errors any disparities that are found. The genuine power in this strategy is that when a mistake is discovered you can test into the two models and follow signs to perceive what is causing the issue [17] 2) Generate a downstream traceability to ensure that each FPGA requirement is fully implemented by an HDL function. FPGA designers must create additional functions as needed to fully implement each FPGA requirement.…”
Section: B Developing Acceptance Coverage By Testmentioning
confidence: 99%