2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP &Amp; International Symposium on System-on-Chip (SoC) 2015
DOI: 10.1109/norchip.2015.7364408
|View full text |Cite
|
Sign up to set email alerts
|

System level design of a continuous-time ΔΣ modulator for portable ultrasound scanners

Abstract: Abstract-In this paper the system level design of a continuous-time ∆Σ modulator for portable ultrasound scanners is presented. The overall required signal-to-noise ratio (SNR) is derived to be 42 dB and the sampling frequency used is 320 MHz for an oversampling ratio of 16. In order to match these requirements, a fourth order, 1-bit modulator with optimal zero placing is used. An analysis shows that the thermal noise from the resistors and operational transconductance amplifier is not a limiting factor due to… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2016
2016
2023
2023

Publication Types

Select...
2
1

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(4 citation statements)
references
References 6 publications
(6 reference statements)
0
4
0
Order By: Relevance
“…For the purpose of comparing the design with other converters, the commonly used figure of merit (FoM) of energy per conversion is used (1). Using the results of the simulated performance with parasitic extraction, the calculated FoM of the design is 197 fJ/conversion.…”
Section: Ctdsm Performance and Discussionmentioning
confidence: 99%
See 2 more Smart Citations
“…For the purpose of comparing the design with other converters, the commonly used figure of merit (FoM) of energy per conversion is used (1). Using the results of the simulated performance with parasitic extraction, the calculated FoM of the design is 197 fJ/conversion.…”
Section: Ctdsm Performance and Discussionmentioning
confidence: 99%
“…The layout of this block affects the unit delay of an inverter, therefore all the timing simulations need to be done with extracted parasitics. Following the specifications found in [1], the loop delay can not be higher than 300 ps. Simulations with extracted parastics including corners and mismatch variations show that the total loop delay vary from 210 ps to 298 ps with a nominal value of 252 ps.…”
Section: E Pulse Generatormentioning
confidence: 92%
See 1 more Smart Citation
“…• The target SNR is 50dB. Note that the SNR of the final image will be higher than that, as the correlated outputs of multiple elements are combined, while the noise is uncorrelated [21]. System-level behavioral simulations suggested that the noise shaping introduced by the transducer is sufficient to reach the target SNR, provided that a 3-bit quantizer and a sampling frequency of 200MHz are used.…”
Section: Element-level Designmentioning
confidence: 99%