System Exploration of SystemC Designs

Genz, Christian; Drechsler, Rolf

doi:10.1109/isvlsi.2006.87

Cited by 12 publications

(8 citation statements)

References 8 publications

(4 reference statements)

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Afterwards, the augmented implementation is analyzed with the parser of [8] to construct a CDFG representation similar to a netlist on RTL [19]. Depending on the chosen instruction, one instruction in IL corresponds to t, 0 < t, nodes in the CDFG.…”

Section: Diagnosis Modelmentioning

confidence: 99%

Automatic Fault Localization for Programmable Logic Controllers ★

Sülflow

Drechsler

2011

Forms/Format 2010

View full text Add to dashboard Cite

Abstract. Programmable Logic Controllers (PLCs) are widely applied to control safety critical systems. Efficient formal and non-formal methods to detect faulty behavior have been developed, but finding the cause of the buggy behavior is often still a manual process. Automatic fault localization for PLCs is studied in this paper. Methods for automated debugging are analyzed and compared with respect to accuracy and run time. The experimental results on industrial models show a high accuracy at low run time costs.

show abstract

Section: Diagnosis Modelmentioning

confidence: 99%

Automatic Fault Localization for Programmable Logic Controllers ★

Sülflow

Drechsler

2011

Forms/Format 2010

View full text Add to dashboard Cite

show abstract

“…• crossprobing • critical path fragment navigation • module exploration • RTL operator symbols A main difference to the visualization in [1] is the usage of RTL operators, offered by RTLVision. They are used to directly map expressions given by the behavior of the model, instead of mapping black boxes or complex modules that implement the corresponding operators.…”

Section: B Rtlvisionmentioning

confidence: 99%

“…In this work 1 we present a visualization approach for SystemC, based on the analysis tool from [1]. The implementation is made up of two tools that interact with each other.…”

mentioning

confidence: 99%

Quality-Driven SystemC Design

Groe¹,

Drechsler²

2010

View full text Add to dashboard Cite

Abstract-The open source library SystemC aids the composition of system level designs. The library offers a wide variety of datatypes and a simulation kernel. Both components help to describe VLSI designs very close to the RT level or at the more abstract system level. Since SystemC is based on C++, it allows the integration of several techniques into the model which do not contribute to the model itself, e.g. for verification, system exploration or debugging. But especially for debugging it is helpful to hide all these additional elements.This work addresses the problem of SystemC visualization for debugging backends. Besides displaying a system's behavior and its structure, our approach also excludes non-relevant data which is part of the system description, but does not define its behavior or its structure.

show abstract

“…For the transformation of the SystemC DUV into an AST the front-end from [5,8] is used that is part of the design environment SyCE [3]. The parser of the frontend was build with PCCTS (Purdue Compiler Construction Tool Set) [14].…”

Section: Systemc Analysismentioning

confidence: 99%

Measuring the Quality of a SystemC Testbench by Using Code Coverage Techniques

Große

Peraza

Klingauf

et al. 2008

Embedded Systems Specification and Design Languages

View full text Add to dashboard Cite

The system description language SystemC enables to quickly create executable specifications at adequate levels of abstraction for both hardware/software integration and fast design space exploration. Besides the modeling of a system, verification has become a dominant factor in circuit and system design. Since SystemC is a versatile language based on C++, testbenches at different abstraction levels can easily be built. But the fault coverage of a manually developed testbench is hard to quantify. In this paper, an approach for measuring the quality of SystemC testbenches is presented. The approach is based on dedicated code coverage techniques and identifies all the parts of a SystemC model that have not been tested. Experimental results show the applicability of our methodology.

show abstract

System Exploration of SystemC Designs

Abstract: Abstract

Cited by 12 publications

References 8 publications

Automatic Fault Localization for Programmable Logic Controllers ★

Automatic Fault Localization for Programmable Logic Controllers ★

Quality-Driven SystemC Design

Measuring the Quality of a SystemC Testbench by Using Code Coverage Techniques

Contact Info

Product

Resources

About