Synthesis Comparison of Karatsuba Multiplierusing Polynomial Multiplication, Vedic Multiplier and Classical Multiplier

Mishra, Sudhanshu; Pradhan, Manoranjan

doi:10.5120/5568-7656

Cited by 6 publications

(8 citation statements)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Future works can explore the combination of Vedic sutras with the Karatsuba multiplier, for instance, to enrich results. Some hybrid strategies making use of that emerge in [27][28][29]. The performances of such hybrid multipliers can benefit from lessening the (i) spent power, (ii) total amount of gates, (iii) garbage outputs, (iv) constant inputs, (v) quantum cost, (vi) total reversible logic implementation cost Since Vedic math can speed up calculations and most metaheuristics rely heavily on multiplications and additions, the current design can augment the performance of existing deployments of FPGA-based signal processing noticeably [30][31][32][33][34][35].…”

Section: Discussionmentioning

confidence: 99%

The Vedic Design-Carry Look Ahead (VD-CLA): A Smart and Hardware-Friendly Implementation of the FIR Filter for ECG Signal Denoising

Sowmya¹,

Chandana²,

Anjana³

2020

Advances in Multidisciplinary Medical Technologies ─ Engineering, Modeling and Findings

View full text Add to dashboard Cite

Finite impulse response (FIR) filter implementations abound and play a major part in signal processing applications. The FIR filter (FIRF) delivers several benefits, and there exist many different realizations, such as designs using a system generator, normal FIRF, decimator FIRF, genetic algorithm (GA)-based, and parallelbased, among others. Most architectures utilize more hardware with less efficiency. Moreover, these existing architectures did not concentrate on and explored the applications' characteristics. The FIRF affords several paybacks like (i) computational efficiency in multi-rate frameworks, (ii) manageable linear phase response, and (iii) the desirable numerical ability to accomplish finite precision and fractional arithmetic. The digital multi-standard RFIR filter is implemented in wireless applications to decrease the bit error rate (BER). The discrete FIRF can render efficient designs with low-power consumption and high performance. Earlier, hordes of research articles described different FIRF designs without handling signal denoising with an effective multiplier design. Booth's algorithm performs multiplication by multiplying two signed binary numbers in 2's complement notation. The Booth multiplier (BM) overcomes the reduced area drawback, but it would not work with alternation of zeros and ones since it entails more additions and subtractions [1-3]. This problem is overcome by the modified BM (MBM), which contains half the number of partial product rows. It functions well regarding speed and power consumption. On the other hand, its main shortcoming is sloppy work for negative numbers [4, 5].

show abstract

Section: Discussionmentioning

confidence: 99%

The Vedic Design-Carry Look Ahead (VD-CLA): A Smart and Hardware-Friendly Implementation of the FIR Filter for ECG Signal Denoising

Sowmya¹,

Chandana²,

Anjana³

2020

Advances in Multidisciplinary Medical Technologies ─ Engineering, Modeling and Findings

View full text Add to dashboard Cite

show abstract

“…Besides, Karatsuba algorithm can be implemented as recursive and iterative (Mishra and Pradhan, 2012). The multiplication of two 2-digit decimal numbers is calculated as shown in Fig.…”

Section: Methodsmentioning

confidence: 99%

“…Moreover, multiplication is an arithmetic operation usually used in hardware level in digital filtering (Madke and Zafar, 2014). In addition, the efficiency of multiplication operation is a base for implementation of modulators, cryptosystems, ALU (Arithmetic Logic Unit) and many other devices like these (Mishra and Pradhan, 2012).…”

Section: Introductionmentioning

confidence: 99%

Performance Analysis of Karatsuba Multiplication Algorithm for Different Bit Lengths

Eyüpoğlu

2015

Procedia - Social and Behavioral Sciences

View full text Add to dashboard Cite

In computer arithmetic, multiplication is one of the most significant operations. Multiplication is used in many operations such as division, squaring and computing reciprocal. In addition, the efficiency of multiplication is crucial due to the use of digital signal processing applications such as correlation, filtering, frequency analysis and image processing. Karatsuba algorithm is one of the algorithms developed for increasing the efficiency and reducing the cost in order to simplify multiplication. In this study, the performance of Karatsuba algorithm is analyzed in terms of the number of multiplication and the total process time for different bit lengths.

show abstract

“…In order to implement modulators, cryptosystems, ALU (Arithmetic Logic Unit) and many other systems, the efficiency of multiplication operation is a basis (Mishra and Pradhan, 2012).…”

Section: Introductionmentioning

confidence: 99%

Investigation of the Performance of Nikhilam Multiplication Algorithm

Eyüpoğlu

2015

Procedia - Social and Behavioral Sciences

View full text Add to dashboard Cite

Multiplication is one of the most important operations in computer arithmetic. Multiplication is used in many operations such as squaring, division and computing reciprocal. Moreover, multiplication is a very significant arithmetic operation for lots of signal processing applications which are convolution, correlation, frequency analysis, image processing etc. The efficiency of multiplication operation is crucial for the process time of these applications. Nikhilam algorithm is one of the algorithms developed for increasing the efficiency and reducing the cost in order to simplify multiplication. In this work, the performance of Nikhilam multiplication algorithm is analyzed in terms of the number of multiplication and the total process time for different bit lengths.

show abstract

Synthesis Comparison of Karatsuba Multiplierusing Polynomial Multiplication, Vedic Multiplier and Classical Multiplier

Cited by 6 publications

References 5 publications

The Vedic Design-Carry Look Ahead (VD-CLA): A Smart and Hardware-Friendly Implementation of the FIR Filter for ECG Signal Denoising

The Vedic Design-Carry Look Ahead (VD-CLA): A Smart and Hardware-Friendly Implementation of the FIR Filter for ECG Signal Denoising

Performance Analysis of Karatsuba Multiplication Algorithm for Different Bit Lengths

Investigation of the Performance of Nikhilam Multiplication Algorithm

Contact Info

Product

Resources

About