Support for the logical execution time model on a time-predictable multicore processor

Kluge, Florian; Schoeberl, Martin; Ungerer, Theo

doi:10.1145/3015037.3015047

Cited by 15 publications

(4 citation statements)

References 33 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Therefore, the LET concept is increasingly applied to the design of embedded systems. It has been integrated into the timing extensions of the AUTOSAR software architecture [15] and deployed to time-predictable multicore processors such as the Patmos [16] architecture, for instance.…”

Section: Background and Related Workmentioning

confidence: 99%

Automatic Deployment of Embedded Real-Time Software Systems to Hypervisor-Managed Platforms

Schade,

Dörr,

Ahlbrecht

et al. 2023

2023 26th Euromicro Conference on Digital System Design (DSD)

View full text Add to dashboard Cite

The deterministic integration of concurrent functions on shared multicore platforms is a challenging yet important task. Especially in safety-critical environments, hypervisors can be used to achieve time and space partitioning, but their sole application is often insufficient to guarantee deterministic timing and data flow behavior. Considering the growing complexity of modern embedded systems, for example in terms of functionality and mixed-criticality requirements, model-based approaches are a promising starting point to tackle this issue. In this work, we bridge the gap between a model-based behavior specification methodology based on the Logical Execution Time (LET) concept and target platforms running a commercially available baremetal hypervisor. Therefore, this paper describes a runtime environment that implements LET semantics at the level of hypervisor partitions and a tool-supported design methodology that deploys software to this runtime environment. From a behavior specification provided as a system model with annotated C code, the presented deployment tool generates binary images with guaranteed timing and data-flow behavior for the XtratuM hypervisor. The approach is finally validated by applying it to a Flight Assistance System (FAS) from the avionics domain.

show abstract

Section: Background and Related Workmentioning

confidence: 99%

Automatic Deployment of Embedded Real-Time Software Systems to Hypervisor-Managed Platforms

Schade,

Dörr,

Ahlbrecht

et al. 2023

2023 26th Euromicro Conference on Digital System Design (DSD)

View full text Add to dashboard Cite

show abstract

“…4 MOSSCA is an operating system for safety-critical applications on manycore processors. The port to Patmos [32] explores the multicore version of Patmos and the usage of the SPMs.…”

Section: Operating Systems For Patmosmentioning

confidence: 99%

“…The usage of SPM is under programmer control. The multicore research operating system MOSSCA explored the usage of SPMs under operating system control [32].…”

Section: Boot Rom and Scratchpad Memoriesmentioning

confidence: 99%

Patmos: a time-predictable microprocessor

et al. 2018

Self Cite

View full text Add to dashboard Cite

 Users may download and print one copy of any publication from the public portal for the purpose of private study or research.  You may not further distribute the material or use it for any profit-making activity or commercial gain  You may freely distribute the URL identifying the publication in the public portal If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

show abstract

“…TiCOS is a time-predictable operating system that supports the ARINC 653 standard. The multicore operating system MOSSCA has been ported to T-CREST [21].…”

Section: Usage Of T-crestmentioning

confidence: 99%

Design of a time-predictable multicore processor: The T-CREST project

Schoeberl

2018

2018 Design, Automation &Amp; Test in Europe Conference &Amp; Exhibition (DATE)

Self Cite

View full text Add to dashboard Cite

Real-time systems need to deliver results in time and often this timely production of a result needs to be guaranteed. Static timing analysis can be used to bound the worst-case execution time of tasks. However, this timing analysis is only possible if the processor architecture is analysis friendly.This paper presents the T-CREST processor, a real-time multicore processor developed to be time-predictable and an easy target for static worst-case execution time analysis. We present how to achieve time-predictability at all levels of the architecture, from the processor pipeline, via a network-on-chip, up to the memory controller. The main architectural feature to provide time predictability is to use static arbitration of shared resources in a time-division multiplexing way.

show abstract

Support for the logical execution time model on a time-predictable multicore processor

Cited by 15 publications

References 33 publications

Automatic Deployment of Embedded Real-Time Software Systems to Hypervisor-Managed Platforms

Automatic Deployment of Embedded Real-Time Software Systems to Hypervisor-Managed Platforms

Patmos: a time-predictable microprocessor

Design of a time-predictable multicore processor: The T-CREST project

Contact Info

Product

Resources

About