2021 19th IEEE International New Circuits and Systems Conference (NEWCAS) 2021
DOI: 10.1109/newcas50681.2021.9462779
|View full text |Cite
|
Sign up to set email alerts
|

Subthreshold neuromorphic devices for Spiking Neural Networks applied to embedded A.I

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

1
9
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 12 publications
(10 citation statements)
references
References 7 publications
1
9
0
Order By: Relevance
“…The layout of a neuron circuit designed in [3] and [4] confirms this mathematical behavior as illustrated in Fig. 2.…”
Section: A Nonlinear Behavior Of Spiking Neuronssupporting
confidence: 67%
See 1 more Smart Citation
“…The layout of a neuron circuit designed in [3] and [4] confirms this mathematical behavior as illustrated in Fig. 2.…”
Section: A Nonlinear Behavior Of Spiking Neuronssupporting
confidence: 67%
“…In aspect of hardware, circuit simulation results show gains in energy consumption of at least two orders of magnitude compared with current solutions [3]. Studies on neuromorphic systems for spike processing have considered complementary metal-oxide semiconductor (CMOS) technology operation in the subthreshold region (100 mV and 1 nA) [4]. According to [5], while implemented on a field-programmable gate array (FPGA), the energy efficiency of an SNN reaches over 100 times higher than an ANN.…”
Section: Introductionmentioning
confidence: 99%
“…This charge-sharing brings a drop in the voltage at the gate of the first transistor, which results in a small output current. 2) Neural Network: We construct neural networks with neurons designed in [9] and the complementary synapses designed in this paper as illustrated in Fig. 1.…”
Section: A Circuit-level Designmentioning
confidence: 99%
“…The spiking neural network (SNN) becomes a very promising solution since analog systems can be power efficient [6], [7]. In the literature [8], [9], the analog implementation of neuromorphic systems exhibit ultra-low power (ULP) consumption [10], [11], as well as excellent miniaturization perspectives. In this paper, we firstly design, both in schematics and layout, lowlevel circuit blocks (neurons and synapses) for SNN with ultralow power.…”
Section: Introductionmentioning
confidence: 99%
“…While the production of ML code for embedded devices has been significantly facilitated over the years, it has retained a few challenges. Since edge devices remain constrained in terms of power, memory and computational resources (Loyez et al, 2021 ), the candidate models must be carefully chosen not only based on the type of input data, but also on the hardware's requirements. After acquiring a large amount of sample data through the same embedded sensors that will be used in the final application, the models undergo a training phase: this phase is usually executed on a server machine due to its high computational demand.…”
Section: Introductionmentioning
confidence: 99%