2006 IEEE Nanotechnology Materials and Devices Conference 2006
DOI: 10.1109/nmdc.2006.4388966
|View full text |Cite
|
Sign up to set email alerts
|

Study on charge trap layer in nanocrystal charge trap MOSFET

Abstract: In this study, we have investigated the performance two types of nonvolatile MOSFET devices in terms of the performance and reliability. Either SRO (Silicon Rich Oxide) or SRON (Silicon Rich OxyNitride) trap layer was used as a charge trap layer. The trap layers were deposited using ALD (Atomic Layer Deposition) method. The transistor with SRON trap layer combined with thinner tunneling oxide yields larger memory window but worse retention characteristics.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 5 publications
(1 reference statement)
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?