2014
DOI: 10.1016/j.tsf.2013.08.122
|View full text |Cite
|
Sign up to set email alerts
|

Study of Ge loss during Ge condensation process

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
5
0

Year Published

2015
2015
2024
2024

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(5 citation statements)
references
References 24 publications
0
5
0
Order By: Relevance
“…Different mechanisms [10][11][12][13][14][15][16], involving Ge oxidation at the Ge nanocrystal (Ge-nc)/SiO 2 interface, strong Ge thermal diffusion into the SiO 2 matrix via Ge trapping effects, were proposed, but none of them provided a complete description of the nanocavity formation process supported by observations at atomic scale. In addition, no experimental work can be found regarding the effects of these nanocavities on the inner structure of Ge-ncs, as well as their potential impact on the spatial redistribution of Ge after annealing.…”
Section: Introductionmentioning
confidence: 99%
“…Different mechanisms [10][11][12][13][14][15][16], involving Ge oxidation at the Ge nanocrystal (Ge-nc)/SiO 2 interface, strong Ge thermal diffusion into the SiO 2 matrix via Ge trapping effects, were proposed, but none of them provided a complete description of the nanocavity formation process supported by observations at atomic scale. In addition, no experimental work can be found regarding the effects of these nanocavities on the inner structure of Ge-ncs, as well as their potential impact on the spatial redistribution of Ge after annealing.…”
Section: Introductionmentioning
confidence: 99%
“…The Ge condensation process has been reported as a relevant method of fabricating ultrathin Ge-rich SiGe layers (GRLs) on SOI with a controlled thickness and composition. The process takes place during dry thermal oxidation of SiGe, which consumes Si atoms to form a SiO 2 layer on top of the SiGe. In parallel, the Ge atoms pile up at this new SiGe/SiO 2 interface, forming the GRL without loss of Ge until the silicon is fully oxidized . The enrichment mechanism has been explained by the much lower formation energy of SiO 2 than GeO 2 ( E SiO 2 = −8.2 eV and E GeO 2 = −4.7 eV) which highly favors the formation of SiO 2 over GeO 2 …”
Section: Introductionmentioning
confidence: 99%
“…In parallel, the Ge atoms pile up at this new SiGe/ SiO 2 interface, forming the GRL without loss of Ge until the silicon is fully oxidized. 14 The enrichment mechanism has been explained by the much lower formation energy of SiO 2 than GeO 2 (E SiO 2 = −8.2 eV and E GeO 2 = −4.7 eV) which highly favors the formation of SiO 2 over GeO 2 . 15 A quite different mechanism was observed during lowtemperature plasma-assisted oxidation.…”
Section: ■ Introductionmentioning
confidence: 99%
“…When a SiGe alloy is oxidized, the oxidation potential of Si is sufficiently greater than that of Ge such that Si is preferentially oxidized and Ge is rejected, which results in a pileup of epitaxial, single crystal SiGe at the SiO 2 /SiGe substrate interface. During this process, a Ge rich layer is formed, which continues to increase in concentration up to a value of 36–64%, which is governed by the oxidation temperature . Once this concentration is reached, the Ge rich layer will maintain its thickness and continue to be rejected by the advancing oxide front provided there is Si below it to be oxidized and the temperature is sufficient for the Ge to diffuse into the Si. This process has been widely investigated for use in the fabrication of Ge-on-insulator (GeOI) substrates for CMOS applications. …”
mentioning
confidence: 99%
“…17−19 During this process, a Ge rich layer is formed, which continues to increase in concentration up to a value of 36−64%, which is governed by the oxidation temperature. 20 Once this concentration is reached, the Ge rich layer will maintain its thickness and continue to be rejected by the advancing oxide front provided there is Si below it to be oxidized 21 and the temperature is sufficient for the Ge to diffuse into the Si. This process has been widely investigated for use in the fabrication of Ge-on-insulator (GeOI) substrates for CMOS applications.…”
mentioning
confidence: 99%