1999
DOI: 10.1016/s0168-583x(98)00601-6
|View full text |Cite
|
Sign up to set email alerts
|

Strain relaxation of epitaxial SiGe layers on Si(100) improved by hydrogen implantation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
37
0

Year Published

2004
2004
2014
2014

Publication Types

Select...
5
3
1

Relationship

2
7

Authors

Journals

citations
Cited by 66 publications
(37 citation statements)
references
References 19 publications
0
37
0
Order By: Relevance
“…3 Recently, it was shown that He + ion implantation and subsequent thermal annealing can successfully be employed to relax the strain of thin pseudomorphic SiGe layer grown on Si͑100͒. [4][5][6] The required He + implantation doses to achieve substantial strain relaxation during the subsequent annealing are in the range of 5 ϫ 10 15 cm −2 to 2 ϫ 10 16 cm −2 . These relatively high doses lead to long implantation times and limit throughput of wafers in production and form voids in the underlying silicon.…”
mentioning
confidence: 99%
See 1 more Smart Citation
“…3 Recently, it was shown that He + ion implantation and subsequent thermal annealing can successfully be employed to relax the strain of thin pseudomorphic SiGe layer grown on Si͑100͒. [4][5][6] The required He + implantation doses to achieve substantial strain relaxation during the subsequent annealing are in the range of 5 ϫ 10 15 cm −2 to 2 ϫ 10 16 cm −2 . These relatively high doses lead to long implantation times and limit throughput of wafers in production and form voids in the underlying silicon.…”
mentioning
confidence: 99%
“…Previously it was shown that strain relaxation can also be achieved by H + implantation and annealing. 4 However, this method was only successful for…”
mentioning
confidence: 99%
“…Many methods devised over the years have been more or less successful in reducing the density of TDs, such as strained-layer superlattice formation 6 , compositional grading 7,8 , intentional introduction of point defects followed by thermal annealing [9][10][11] , and limited-area growth. The latter has been accomplished either by substrate patterning [12][13][14] or by selective area deposition (SAD) into dielectric windows present on a flat substrate [15][16][17][18][19][20] .…”
Section: Introductionmentioning
confidence: 99%
“…However, they do not mention the low-temperature Si ͑LT-Si͒ technique, 5,6 the LT-SiGe technique, 7 or the He/ H implantation technique. 8,9 All of these methods have given much better quality material than that presented in Ref. 1, with rms roughness of around 1 nm in most cases.…”
mentioning
confidence: 99%